- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1991 > CS5528-ASZR (Cirrus Logic Inc)IC ADC 24BIT 8CH 24-SSOP PDF資料下載
參數(shù)資料
| 型號： | CS5528-ASZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 41/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 8CH 24-SSOP |
| 標準包裝： | 1,000 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 14.8mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 24-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；8 個單端，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
CS5521/22/23/24/28
46
DS317F8
verter stays constant but the number of codes af-
fected is doubled because the code size has been
reduced by half.
The converter input ranges are specified with a
voltage reference of 2.5 V. The device can be op-
erated with the reference tied directly to the +5 V
supply. When this is done, the input span of the in-
put ranges is doubled; the 25 mV range actually be-
comes a 50 mV range. The gain register can be set
to 2.0 (shift contents left one bit) and the input
range will be scaled back to 25 mV. Since the gain
register can actually be as great as 4-2-22 decimal,
one could scale the input span on the 25 mV range
to accept an analog full-scale span of about
6.25 mV. This is useful for ratiometric bridge mea-
surement of low-level differential outputs.
The gain register can also be scaled manually to a
value lower than 1.0. It is not recommended to use
the devices with the gain register scaled lower than
0.6.
This can enable the converter to accept a
40 mV input signal on the 25 mV range when using
a voltage reference of 2.5 V. Caution though in
scaling the gain register below 1.0 on the 100 mV,
2.5 and 5 volt ranges as the analog signal path into
the converter may saturate before the expected
full-scale code output is produced by the converter.
Note that digital gain scaling will directly influence
the number of digital output codes affected by
noise. The effects can be analytically determined
by calculating the size of the codes (V/Count)
which result from a given gain scaling condition
and relating the amount of noise in the converter
relative to the determined code size. The evalua-
tion board for the converter is a useful tool to aid
the assessment of noise performance with various
voltage reference values, input range settings, and
gain register settings. The evaluation board sup-
ports noise analysis through data capture and noise
histogram analysis.
1.10 Getting Started
The CS5521/22/23/24/28 have many features.
From a software programmer’s perspective, what
should be done first? To begin, a 32.768 kHz crys-
tal takes approximately 500 ms to start-up. To ac-
commodate for this, it is recommended that a
software delay greater than 500 ms precede the
processor’s ADC initialization code before any
registers are accessed in the ADC. This delay time
is dependent on the start-up delay of the clock
source. If a CMOS clock source with no start-up
delay is being used to drive the ADC, then this de-
lay is not necessary.
Once the oscillator is started, the following se-
quence of instructions should be performed to
guarantee the converter begins proper operation:
1) After power is applied, initialize the serial port
using the serial port synchronization sequence.
2) Write a ‘1’ to the reset bit (RS) of the configu-
ration register to reset the converter.
3) Read the configuration register to determine if
the reset valid bit (RV) is set to ‘1’. If the RV
bit is not set, the configuration register should
be read again.
4) When the RV bit has been set to ‘1’, reset the
RS bit back to ‘0’ by writing 0x000000 to the
configuration register. Note that while the RS
bit is set to ‘1’ all other register bits in the ADC
will be reset to their default state, and the RS bit
must be set to ‘0’ for normal operation of the
converters.
Once the RS bit has been set to ‘0’, the ADC is
placed in the command state were it waits for a val-
id command to execute. The next step is to load the
configuration register and then the channel setup
registers with conditions that you have decided. If
you need to do a factory calibration, perform offset
and gain calibrations for each channel that is to be
used. Then off-load the offset and gain register
contents into EEPROM. These registers can then
相關PDF資料 |
PDF描述 |
|---|---|
| CS5529-ASZR | IC ADC 16BIT W/6BIT LATCH 20SSOP |
| CS5530-ISZR | IC ADC 24BIT 1CH W/LNA 20-SSOP |
| CS5534-ASZR | IC ADC 24BIT 4CH W/LNA 24-SSOP |
| CS5534-BSZR | IC ADC 24BIT 4CH W/LNA 24SSOP |
| CS5550-ISZR | IC ADC 2CH LOW-COST 24-SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CS5529 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT PROGRAMMABLE ADC WITH 6 BIT LATCH |
| CS5529_05 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit, Programmable ΔΣ ADC with 6-bit Latch |
| CS5529-AP | 功能描述:模數(shù)轉換器 - ADC Prgrmmbl Delta Sigma ADC w/6-Bit Lat-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5529AS | 制造商:CIRRUS 功能描述:New |
| CS5529-AS | 功能描述:模數(shù)轉換器 - ADC Prgrmmbl Delta Sigma ADC w/6-Bit Lat-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。