參數(shù)資料
| 型號： | CS5528-ASZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 26/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 8CH 24-SSOP |
| 標準包裝： | 1,000 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 14.8mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 24-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；8 個單端，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
CS5521/22/23/24/28
32
DS317F8
offset to occur in the 25 mV, 55 mV, and 100 mV
ranges, the AIN- pin must be at the proper com-
mon-mode voltage as specified in ‘Common Mode
+Signal AIN+/-’ specification in the Analog Input
section (if AIN- = 0 V, NBV must be between -
1.8 V to -2.5 V). For self calibration of offset in the
1.0 V, 2.5 V, and 5 V ranges, the inputs of the mod-
ulator are connected together and then routed to the
VREF- pin as shown in Figure 12.
For self calibration of gain, the differential inputs
of the modulator are connected to VREF+ and
VREF- as shown in Figure 13. For any input range
other than the 2.5 V range, the converter’s gain er-
ror can not be completely calibrated out when using
self calibration. This is due to the lack of an accu-
rate full-scale voltage internal to the chips. The
2.5 V range is an exception because the external
reference voltage is 2.5 V nominal and is used as
the full-scale voltage. In addition, when self cali-
bration of gain is performed in the 25 mV, 55 mV,
and 100 mV input ranges, the instrumentation am-
plifier’s gain is not calibrated. These two factors
can leave the converters with a gain error of up to
±20% after self calibration of gain. Therefore, a
system gain calibration is required to get better ac-
curacy, except for the 2.5 V range.
1.3.2 System Calibration
For the system calibration functions, the user must
supply the calibration signals to the converter which
represent ground and full scale. When a system offset
calibration is performed, a ground-referenced signal
must
be
applied
to
the
converters.
See
a signal representing the positive full-scale point to
AIN+
AIN-
S1
OPEN
S2
CLOSED
+
-
X20
+
-
Figure 11. Self Calibration of Offset (Low Ranges)
AIN+
AIN-
S1
OPEN
+
-
X20
+
-
S2
OPEN
S4
CLOSED
VREF-
S3
C
L
OSED
Figure 12. Self Calibration of Offset (High Ranges)
AIN+
AIN-
OPEN
+
-
X20
+
-
OPEN
CLOSED
VREF+
CLOSED
VREF-
+
-
Reference
Figure 13. Self Calibration of Gain (All Ranges)
+
-
X20
+
-
External
Connections
0V
+
-
AIN+
AIN-
CM +
-
Figure 14. System Calibration of Offset (Low Ranges)
相關PDF資料 |
PDF描述 |
|---|---|
| CS5529-ASZR | IC ADC 16BIT W/6BIT LATCH 20SSOP |
| CS5530-ISZR | IC ADC 24BIT 1CH W/LNA 20-SSOP |
| CS5534-ASZR | IC ADC 24BIT 4CH W/LNA 24-SSOP |
| CS5534-BSZR | IC ADC 24BIT 4CH W/LNA 24SSOP |
| CS5550-ISZR | IC ADC 2CH LOW-COST 24-SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CS5529 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT PROGRAMMABLE ADC WITH 6 BIT LATCH |
| CS5529_05 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit, Programmable ΔΣ ADC with 6-bit Latch |
| CS5529-AP | 功能描述:模數(shù)轉換器 - ADC Prgrmmbl Delta Sigma ADC w/6-Bit Lat-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5529AS | 制造商:CIRRUS 功能描述:New |
| CS5529-AS | 功能描述:模數(shù)轉換器 - ADC Prgrmmbl Delta Sigma ADC w/6-Bit Lat-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。