- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1991 > CS5528-ASZR (Cirrus Logic Inc)IC ADC 24BIT 8CH 24-SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5528-ASZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 32/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 8CH 24-SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 14.8mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個(gè)單端，單極；8 個(gè)單端，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
CS5521/22/23/24/28
38
DS317F8
SCLKs for each Setup referenced are required to
read the conversion words from the data FIFO. The
first 8 SCLKs are used to clear the SDO flag. Ev-
ery 24 bits thereafter consist of the data words of
each Setup that was referenced, until all of the data
has been read from the part. If, during the first 8
SCLKs, "0000 0000" is provided on SDI, the con-
verter will remain in this conversion mode, and be-
gin performing the next set of conversions. To exit
this conversion mode, "1111 1111" must be pro-
vided on SDI during the first 8 SCLKs. If the user
decides to exit, 24 more SCLKs for each referenced
Setup are required to read the final conversion data
set from the FIFO and return to command mode.
1.4.2 Calibration Protocol
To perform a calibration, the user must send a com-
mand byte with its MSB=1, its pointer bits
(CSRP3-CSRP0) set to address the desired Setup to
be calibrated, and the appropriate calibration bits
(CC2-CC0) set to choose the type of calibration to
be performed. Proper calibration assumes that the
CSRs have been previously initialized because the
information concerning the physical channel, its
filter rate, gain range, and polarity, comes from the
channel-setup register being addressed by the
pointer bits in the command byte.
Once the CSRs are initialized, all future calibra-
tions can be performed with one command byte.
Once a calibration cycle is complete, SDO falls and
the results are stored in either the gain or offset reg-
ister for the physical channel being calibrated. Note
that if additional calibrations are performed on the
same physical channel referenced by a different
Setup with different filter rates, gain ranges, or con-
version modes, the last calibration results will re-
place the effects from the previous calibration as
only one offset and gain register is available per
physical channel. One final note is that only one
calibration is performed with each command byte.
To calibrate all the channels additional calibration
commands are necessary.
1.4.3 Example of Using the CSRs to Perform
Conversions and Calibrations
Any time a calibration command is issued (CB=1
and proper CC2-CC0 bits set) or any time a normal
conversion
command
is
issued
(CB=1,
CC2=CC1=CC0=0, MC=0), the bits D6-D3 (or
CSRP3 - CSRP0) in the command byte are used as
pointers to address one of the Setups in the chan-
nel-setup registers (CSRs). Five example situations
that a user might encounter when acquiring a con-
version or calibrating the converter follow. These
examples assume that the user is using a CS5528
(16 Setups) and that its CSRs are programmed with
the following physical channel order:
6, 1, 6, 2, 6, 3, 6, 4, 6, 5, 6, 2, 6, 7, 6, 8.
Example 1:
The configuration register has the following bits as
shown:
DP3-DP0 = ‘XXXX’,
MC = 0,
L = 0,
RC = X. The command issued is ‘1111 0000’.
These settings instruct the converter to convert the
15th Setup once, as CPB3 - CPB0 = ‘1110’ (which
happens to be physical channel 6 in this example).
SDO falls after physical channel 6 is converted. To
read the conversion results, 32 SCLKs are then re-
quired. Once acquired, the serial port returns to the
command mode.
Example 2:
The configuration register has the following bits as
shown: DP3-DP0 = ‘XXXX’, MC = 0, LP = 1,
RC = 1. The command byte issued is ‘1001 1000’.
These settings instruct the converter to repeatedly
convert the fourth Setup as CPB3-CPB0 = ‘0011’
(which happens to be physical channel 2 in this ex-
ample). SDO falls after physical channel 2 is con-
verted. To read the conversion results 32 SCLKs
are required. The first 8 SCLKs are needed to clear
the SD0 flag. If ‘0000 0000’ is provided to the SDI
pin during the first 8 SCLKs, the conversion is per-
formed again on physical channel 2. The converter
will remain in data mode until ‘1111 1111’ is pro-
vided during the first 8 SCLKs following the fall of
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS5529-ASZR | IC ADC 16BIT W/6BIT LATCH 20SSOP |
| CS5530-ISZR | IC ADC 24BIT 1CH W/LNA 20-SSOP |
| CS5534-ASZR | IC ADC 24BIT 4CH W/LNA 24-SSOP |
| CS5534-BSZR | IC ADC 24BIT 4CH W/LNA 24SSOP |
| CS5550-ISZR | IC ADC 2CH LOW-COST 24-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5529 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT PROGRAMMABLE ADC WITH 6 BIT LATCH |
| CS5529_05 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit, Programmable ΔΣ ADC with 6-bit Latch |
| CS5529-AP | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Prgrmmbl Delta Sigma ADC w/6-Bit Lat-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5529AS | 制造商:CIRRUS 功能描述:New |
| CS5529-AS | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Prgrmmbl Delta Sigma ADC w/6-Bit Lat-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。