參數(shù)資料
型號(hào)： CS5528-ASZR
廠商： Cirrus Logic Inc
文件頁(yè)數(shù)： 33/56頁(yè)
文件大?。?/td> 0K
描述： IC ADC 24BIT 8CH 24-SSOP
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 24
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 14.8mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 24-SSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 8 個(gè)單端，單極；8 個(gè)單端，雙極
CS5521/22/23/24/28
DS317F8
39
SD0. After ‘1111 1111’ is provided, 24 additional
SCLKs are required to transfer the last 3 bytes of
conversion data before the serial port will return to
the command mode.
Example 3:
The configuration register has the following bits as
shown:
DP3-DP = ‘0101’,
MC = 1,
LP = 0,
RC = X. The command issued is ‘1XXX X000’.
These settings instruct the converter to perform a
single conversion on six Setups once. The order in
which the channels are converted is 6, 1, 6, 2, 6, and
3. SDO falls after physical channel 3 is converted.
To read the 6 conversion results 8 SCLKs are re-
quired to clear the SD0 flag. Then 144 additional
SCLKs are required to read the conversion data
from the FIFO. Again, the order in which the data
is provided is the same as the order in which the
channels are converted. After the last 3 bytes of the
conversion data corresponding to physical channel
3 is read, the serial port automatically returns to the
command mode where it will remain until the next
valid command byte is received.
Example 4:
The configuration register has the following bits as
shown:
DP3-DP0 = ‘1001’,
MC = 1,
LP = 1,
RC = 0.
The
command
byte
issued
is
‘1XXX X000’. These settings instruct the convert-
er to repeatedly perform multiple-setup conver-
sions using ten Setups. The order in which the
channels are converted is: 6, 1, 6, 2, 6, 3, 6, 4, 6, 5.
SDO falls after physical channel 5 is converted. To
read the 10 conversion results 8 SCLKs with
SDI = 0 are required to clear the SD0 flag. Then
240 more SCLKs are required to read the conver-
sion data from the FIFO. The order in which the
data is provided is the same as the order in which
the channels are converted. The first 3 bytes of data
correspond to the first Setup which in this example
is physical channel 6; the next 3 bytes of data cor-
respond to the second Setup which in this example
is physical channel 1; and, the last 3 bytes of data
corresponds to 10th Setup which here is physical
channel 5. Since the Setups are converted in the
background, while the data is being read, the user
must finish reading the conversion data FIFO be-
fore it is updated with new conversions. To exit this
conversion
mode
the
user
must
provide
‘1111 1111’ to SDI during the first 8 SCLKs. If a
byte of 1’s is provided, the serial port returns to the
command mode only after the conversion data
FIFO is emptied (in this case 10 conversions are
performed). Note that in this example physical
channel 6 is converted five times. Each conversion
could be with the same or different filter rates de-
pending on the setting of Setups 1, 3, 5, 7 and 9.
Note that there is only one offset and one gain reg-
ister per physical channel. Therefore, any physical
channel can only be calibrated for the gain range
selected during calibration. Specifying a different
gain range in the Setup other than the range that
was calibrated will result in a gain error.
Example 5:
The configuration register has the following bits as
shown: DP3-DP0 = ‘XXXX’, MC = X, LP = X,
RC = X. The command issued is ‘1010 1101’.
These settings instruct the converter to perform a
system offset calibration of the 6th Setup (which is
physical channel 3 in this example). During cali-
bration, the serial port remains in the command
mode. Once the calibration is completed, SDO
falls. To perform additional calibrations, more
commands have to be issued.
Notes: 1)The configuration register must be written before
channel-setup registers (CSRs) because the depth
information contained in the configuration regis-
ter defines how many of the CSRs to use.
2) The CSRs need to be written regardless of single
conversion or multiple single conversion mode.
3) When single-Setup conversions (MC = 0) are de-
sired, the channel address is embedded in the
command byte. In the multiple-Setup conversion
mode (MC = 1), channels are selected in a pre-
programmed order based on information con-
tained in the CSRs and the depth bits (DP3-DP0)
相關(guān)PDF資料
PDF描述
CS5529-ASZR IC ADC 16BIT W/6BIT LATCH 20SSOP
CS5530-ISZR IC ADC 24BIT 1CH W/LNA 20-SSOP
CS5534-ASZR IC ADC 24BIT 4CH W/LNA 24-SSOP
CS5534-BSZR IC ADC 24BIT 4CH W/LNA 24SSOP
CS5550-ISZR IC ADC 2CH LOW-COST 24-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5529 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT PROGRAMMABLE ADC WITH 6 BIT LATCH
CS5529_05 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit, Programmable ΔΣ ADC with 6-bit Latch
CS5529-AP 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Prgrmmbl Delta Sigma ADC w/6-Bit Lat-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5529AS 制造商:CIRRUS 功能描述:New
CS5529-AS 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Prgrmmbl Delta Sigma ADC w/6-Bit Lat-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*