- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3793 > COP8CCR9LVA8 (National Semiconductor)IC MCU EEPROM 8BIT 68-PLCC PDF資料下載
參數(shù)資料
| 型號： | COP8CCR9LVA8 |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 95/111頁 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 68-PLCC |
| 標準包裝： | 18 |
| 系列： | COP8™ 8C |
| 核心處理器： | COP8 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | Microwire/Plus（SPI），UART/USART |
| 外圍設備： | 欠壓檢測/復位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 59 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 16x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 包裝： | 管件 |
| 其它名稱： | *COP8CCR9LVA8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
5.16.4 DETECTION OF ILLEGAL CONDITIONS
The device can detect various illegal conditions resulting from coding errors, transient noise, power supply
voltage drops, runaway programs, etc.
Reading of unprogrammed ROM gets zeros. The opcode for software interrupt is 00. If the program
fetches instructions from unprogrammed ROM, this will force a software interrupt, thus signaling that an
illegal condition has occurred.
The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for
each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if
there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are
undefined RAM). Undefined RAM from addresses 070 to 07F (Segment 0), and all other segments (i.e.,
Segments 4... etc.) is read as all 1's, which in turn will cause the program to return to address 7FFF Hex.
The Option Register is located at this location and, when accessed by an instruction fetch, will respond
with an INTR instruction (all 0's) to generate a software interrupt, signalling an illegal condition on overpop
of the stack.
Thus, the chip can detect the following illegal conditions:
1. Executing from undefined Program Memory
2. Over “POP”ing the stack by having more returns than calls.
When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery
procedure before restarting (this recovery program is probably similar to that following reset, but might not
contain the same program initialization procedures). The recovery program should reset the software
interrupt pending bit using the RPND instruction.
5.17 MICROWIRE/PLUS
MICROWIRE/PLUS
is
a
serial
SPI
compatible
synchronous
communications
interface.
The
MICROWIRE/PLUS capability enables the device to interface with MICROWIRE/PLUS or SPI peripherals
(i.e. A/D converters, display drivers, EEPROMs etc.) and with other microcontrollers which support the
MICROWIRE/PLUS or SPI interface. It consists of an 8-bit serial shift register (SIO) with serial data input
(SI), serial data output (SO) and serial shift clock (SK). Figure 5-26 shows a block diagram of the
MICROWIRE/PLUS logic.
The shift clock can be selected from either an internal source or an external source. Operating the
MICROWIRE/PLUS arrangement with the internal clock source is called the Master mode of operation.
Similarly, operating the MICROWIRE/PLUS arrangement with an external shift clock is called the Slave
mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the
MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode, the SK clock
rate is selected by the two bits, SL0 and SL1, in the CNTRL register. Table 5-29 details the different clock
rates that may be selected.
Table 5-29. MICROWIRE/PLUS
Master Mode Clock Select
SL1
SL0
SK Period(1)
0
2 × tC
0
1
4 × tC
1
x
8 × tC
(1)
Where tC is the instruction cycle clock
84
Functional Description
Copyright 2000–2013, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| C8051F581-IQ | IC 8051 MCU 128K FLASH 48-QFP |
| C8051F584-IQ | IC 8051 MCU 96K FLASH 48-QFP |
| EFM32TG210F32 | MCU 32BIT 32KB FLASH 32-QFN |
| MPC565CZP56 | IC MPU 32BIT IM FLASH 388-PBGA |
| C8051F587-IQ | IC 8051 MCU 96K FLASH 32-QFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| COP8CDE9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HLQ7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HLQ9 | 功能描述:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8CDE9HVA7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HVA9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
發(fā)布緊急采購，3分鐘左右您將得到回復。