F
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� COP8CCR9LVA8
寤犲晢锛� National Semiconductor
鏂囦欢闋佹暩(sh霉)锛� 76/111闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MCU EEPROM 8BIT 68-PLCC
妯欐簴鍖呰锛� 18
绯诲垪锛� COP8™ 8C
鏍稿績铏曠悊鍣細 COP8
鑺珨灏哄锛� 8-浣�
閫熷害锛� 20MHz
閫i€氭€э細 Microwire/Plus锛圫PI锛夛紝UART/USART
澶栧湇瑷倷锛� 娆犲妾㈡脯/寰╀綅锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 59
绋嬪簭瀛樺劜鍣ㄥ閲忥細 32KB锛�32K x 8锛�
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 闁冨瓨
RAM 瀹归噺锛� 1K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 2.7 V ~ 5.5 V
鏁�(sh霉)鎿氳綁鎻涘櫒锛� A/D 16x10b
鎸暕鍣ㄥ瀷锛� 鍏ч儴
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 68-LCC锛圝 褰㈠紩绶氾級
鍖呰锛� 绠′欢
鍏跺畠鍚嶇ū锛� *COP8CCR9LVA8
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�鐣跺墠绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�
SNOS535I 鈥� OCTOBER 2000 鈥� REVISED MARCH 2013
Where:
BR is the Baud Rate
FC is the crystal frequency
N is the Baud Rate Divisor (Table 5-16)
P is the Prescaler Divide Factor selected by the value in the Prescaler Select Register (Table 5-17)
NOTE
In the Synchronous Mode, the divisor 16 is replaced by two.
Example:
Asynchronous Mode:
Crystal Frequency = 5 MHz
Desired baud rate = 19200
Using the above equation N 脳 P can be calculated first.
N 脳 P = (5 x 10
6 x 2)/(16 x 19200) = 32.552
Now 32.552 is divided by each Prescaler Factor (Table 5-17) to obtain a value closest to an integer. This
factor happens to be 6.5 (P = 6.5).
N = 32.552/6.5 = 5.008 (N = 5)
The programmed value (from Table 5-16) should be 4 (N - 1).
Using the above values calculated for N and P:
BR = (5 x 10
6 x 2)/(16 x 5 x 6.5) = 19230.769
error = (19230.769 - 19200) x 100/19200 = 0.16%
Figure 5-19. USART BAUD Clock Divisor Registers
5.13.8 EFFECT OF HALT/IDLE
The USART logic is reinitialized when either the HALT or IDLE modes are entered. This reinitialization
sets the TBMT flag and resets all read only bits in the USART control and status registers. Read/Write bits
remain unchanged. The Transmit Buffer (TBUF) is not affected, but the Transmit Shift register (TSFT) bits
are set to one. The receiver registers RBUF and RSFT are not affected.
The device will exit from the HALT/IDLE modes when the Start bit of a character is detected at the RDX
(L3) pin. This feature is obtained by using the Multi-Input Wake-up scheme provided on the device.
Before entering the HALT or IDLE modes the user program must select the Wake-up source to be on the
RDX pin. This selection is done by setting bit 3 of WKEN (Wake-up Enable) register. The Wake-up trigger
condition is then selected to be high to low transition. This is done via the WKEDG register (Bit 3 is one).
If the device is halted and crystal oscillator is used, the Wake-up signal will not start the chip running
immediately because of the finite start up time requirement of the crystal oscillator. The idle timer (T0)
generates a fixed (256 tC) delay to ensure that the oscillator has indeed stabilized before allowing the
device to execute code. The user has to consider this delay when data transfer is expected immediately
after exiting the HALT mode.
Copyright 2000鈥�2013, Texas Instruments Incorporated
Functional Description
67
Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9
鐩搁棞PDF璩囨枡
PDF鎻忚堪
C8051F581-IQ IC 8051 MCU 128K FLASH 48-QFP
C8051F584-IQ IC 8051 MCU 96K FLASH 48-QFP
EFM32TG210F32 MCU 32BIT 32KB FLASH 32-QFN
MPC565CZP56 IC MPU 32BIT IM FLASH 388-PBGA
C8051F587-IQ IC 8051 MCU 96K FLASH 32-QFP
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�(sh霉)
鍙冩暩(sh霉)鎻忚堪
COP8CDE9 鍒堕€犲晢:NSC 鍒堕€犲晢鍏ㄧū:National Semiconductor 鍔熻兘鎻忚堪:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset
COP8CDE9HLQ7 鍒堕€犲晢:NSC 鍒堕€犲晢鍏ㄧū:National Semiconductor 鍔熻兘鎻忚堪:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset
COP8CDE9HLQ9 鍔熻兘鎻忚堪:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - 寰帶鍒跺櫒锛� 绯诲垪:COP8™ 8C 妯欐簴鍖呰:250 绯诲垪:56F8xxx 鏍稿績铏曠悊鍣�:56800E 鑺珨灏哄:16-浣� 閫熷害:60MHz 閫i€氭€�:CAN锛孲CI锛孲PI 澶栧湇瑷倷:POR锛孭WM锛屾韩搴﹀偝鎰熷櫒锛學DT 杓稿叆/杓稿嚭鏁�(sh霉):21 绋嬪簭瀛樺劜鍣ㄥ閲�:40KB锛�20K x 16锛� 绋嬪簭瀛樺劜鍣ㄩ鍨�:闁冨瓨 EEPROM 澶у皬:- RAM 瀹归噺:6K x 16 闆诲 - 闆绘簮 (Vcc/Vdd):2.25 V ~ 3.6 V 鏁�(sh霉)鎿氳綁鎻涘櫒:A/D 6x12b 鎸暕鍣ㄥ瀷:鍏ч儴 宸ヤ綔婧害:-40°C ~ 125°C 灏佽/澶栨:48-LQFP 鍖呰:鎵樼洡 閰嶇敤:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
COP8CDE9HVA7 鍒堕€犲晢:NSC 鍒堕€犲晢鍏ㄧū:National Semiconductor 鍔熻兘鎻忚堪:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset
COP8CDE9HVA9 鍒堕€犲晢:NSC 鍒堕€犲晢鍏ㄧū:National Semiconductor 鍔熻兘鎻忚堪:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset