- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3793 > COP8CCR9LVA8 (National Semiconductor)IC MCU EEPROM 8BIT 68-PLCC PDF資料下載
參數(shù)資料
| 型號： | COP8CCR9LVA8 |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 82/111頁 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 68-PLCC |
| 標(biāo)準包裝： | 18 |
| 系列： | COP8™ 8C |
| 核心處理器： | COP8 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | Microwire/Plus（SPI），UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 59 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 16x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 包裝： | 管件 |
| 其它名稱： | *COP8CCR9LVA8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁當(dāng)前第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
5.14.1.1.5 Busy Bit
The ADBSY bit of the ENAD register is used to control starting and stopping of the A/D conversion. When
ADBSY is cleared, the prescale logic is disabled and the A/D clock is turned off, drawing minimal power.
Setting the ADBSY bit starts the A/D clock and initiates a conversion based on the values currently in the
ENAD register. Normal completion of an A/D conversion clears the ADBSY bit and turns off the A/D
Converter.
If the user wishes to restart a conversion which is already in progress, this can be accomplished only by
writing a zero to the ADBSY bit to stop the current conversion and then by writing a one to ADBSY to start
a new conversion. This can be done in two consecutive instructions.
5.14.1.2 A/D Result Registers
There are two result registers for the A/D converter: the high 8 bits of the result and the low 2-bits of the
result. The format of these registers is shown in Figure 5-21, Figure 5-22. Both registers are read/write
registers, but in normal operation, the hardware writes the value into the register when the conversion is
complete and the software reads the value. Both registers are undefined upon Reset. They hold the
previous value until a new conversion overwrites them. When reading ADRSTL, bits 5-0 will read as 0.
Table 5-23. ADRSTH
Bit 7
Bit 0
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Table 5-24. ADRSTL
Bit 7
Bit 0
Bit 1
Bit 0
0
5.14.2 A/D OPERATION
The A/D conversion is completed within fifteen A/D converter clocks. The A/D Converter interface works
as follows. Setting the ADBSY bit in the A/D control register ENAD initiates an A/D conversion. The
conversion sequence starts at the beginning of the write to ENAD operation which sets ADBSY, thus
powering up the A/D. At the first edge of the Converter clock following the write operation, the sample
signal turns on for three clock cycles. At the end of the conversion, the internal conversion complete signal
will clear the ADBSY bit and power down the A/D. The A/D 10-bit result is immediately loaded into the A/D
result registers (ADRSTH and ADRSTL) upon completion.
Inadvertent changes to the ENAD register during conversion are prevented by the control logic of the A/D.
Any attempt to write any bit of the ENAD Register except ADBSY, while ADBSY is a one, is ignored.
ADBSY must be cleared either by completion of an A/D conversion or by the user before the prescaler,
conversion mode or channel select values can be changed. After stopping the current conversion, the
user can load different values for the prescaler, conversion mode or channel select and start a new
conversion in one instruction.
5.14.2.1 Prescaler
The A/D Converter (A/D) contains a prescaler option that allows two different clock speed selections as
shown in Table 5-22. The A/D clock frequency is equal to MCLK divided by the prescaler value. Note that
the prescaler value must be chosen such that the A/D clock falls within the specified range. The maximum
A/D frequency is 1.25 MHz. This equates to a 800 ns A/D clock cycle.
72
Functional Description
Copyright 2000–2013, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C8051F581-IQ | IC 8051 MCU 128K FLASH 48-QFP |
| C8051F584-IQ | IC 8051 MCU 96K FLASH 48-QFP |
| EFM32TG210F32 | MCU 32BIT 32KB FLASH 32-QFN |
| MPC565CZP56 | IC MPU 32BIT IM FLASH 388-PBGA |
| C8051F587-IQ | IC 8051 MCU 96K FLASH 32-QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP8CDE9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HLQ7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HLQ9 | 功能描述:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標(biāo)準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8CDE9HVA7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HVA9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。