- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS7110-VC-A (CIRRUS LOGIC INC) Low-Power System-on-a-Chip PDF資料下載
參數(shù)資料
| 型號： | CL-PS7110-VC-A |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low-Power System-on-a-Chip |
| 中文描述： | MROM, RISC MICROCONTROLLER, PQFP208 |
| 封裝： | VQFP-208 |
| 文件頁數(shù)： | 56/82頁 |
| 文件大小： | 1101K |
| 代理商： | CL-PS7110-VC-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
DATA BOOK v1.5
May 1997
56
PROGRAMMING INTERFACE
CL-PS7110
Low-Power System-on-a-Chip
BREAK
Setting this bit drives the Tx output active (high) to generate a break.
PRTEN
Parity enable bit. Setting this bit enables parity detection and generation.
EVENPRT
Even parity bit. Setting this bit sets parity generation and checking to even parity,
clearing it sets odd parity. This bit has no effect if the PRTEN bit is clear.
XSTOP
Extra stop bit. Setting this bit causes the UART to transmit two stop bits after each
data byte, clearing it transmits one stop bit after each data byte.
FIFOEN
Set to enable FIFO buffering of Rx and Tx data. Clear to disable the FIFO, that is, set
its depth to one byte.
WRDLEN
This 2-bit field selects the word length according to
Table 3-13
.
3.2.27 PALLSW Least-Significant Word-LCD Palette Register
The least- and most-significant Word-LCD Palette registers make up a 64-bit read/write register, which
maps the logical pixel value to a physical grayscale level. The 64-bit register is made up of 16
×
4-bit nib-
bles, each nibble defines the grayscale level associated with the appropriate pixel value. If the LCD con-
troller is operating in two bits per pixel, only the lower four nibbles are valid D[15:0] in the least-significant
Table 3-12. Internal UART Bit Rates
Divisor Value
Bit Rate
1
115200
2
76800
3
57600
5
38400
11
19200
15
14400
23
9600
95
2400
191
1200
2094
110
Table 3-13. UART Word Length
WRDLEN
Word Length
00
5 bits
01
6 bits
10
7 bits
11
8 bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7110-VI-A | Low-Power System-on-a-Chip |
| CL-PS7110 | Low-Power System-on-a-Chip |
| CL-PS7111 | Low-Power System-on-a-Chip |
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
| CL-PS7500FE | System-on-a Chip for Internet Appliance |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7110-VI-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。