- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17021 > CDB5534U (Cirrus Logic Inc)EVAL BOARD FOR CS5534 PDF資料下載
參數(shù)資料
| 型號： | CDB5534U |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 28/43頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR CS5534 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 3.84k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 0 ~ 2.5 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 35mW @ 5V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5534 |
| 已供物品： | 板，纜線，CD |
| 相關(guān)產(chǎn)品： | CS5534-BSZR-ND - IC ADC 24BIT 4CH W/LNA 24SSOP CS5534-ASZR-ND - IC ADC 24BIT 4CH W/LNA 24-SSOP 598-1116-5-ND - IC ADC 24BIT 4CH W/LNA 24SSOP 598-1115-5-ND - IC ADC 24BIT 4CH W/LNA 20SSOP |
| 其它名稱： | 598-1016 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
CS5531/32/33/34-AS
34
DS289F5
rial port returns to the command mode, where it
waits for a new command to be issued. The single
conversion mode will take longer than conversions
performed in the continuous conversion mode. The
number of clock cycles a single conversion takes
for each Output Word Rate (OWR) setting is listed
clock ambiguity is due to internal synchronization
between the SCLK input and the oscillator.
Note:
In the single conversion mode, more than one
conversion is actually performed, but only the
final, fully settled result is output to the
conversion data register.
2.6.2. Continuous Conversion Mode
Based on the information provided in the channel-
setup registers (CSRs), continuous conversions are
performed using the Setup register contents pointed
to by the conversion command. The command byte
includes a pointer address to the Setup register to
be used during the conversion. Once transmitted,
the serial port enters data mode where it waits until
a conversion is complete. After the conversion is
done, SDO falls to logic 0. Forty SCLKs are then
needed to read the conversion. The first 8 SCLKs
are used to clear the SDO flag. The last 32 SCLKs
are needed to read the conversion result. If
‘00000000’ is provided to SDI during the first 8
SCLKs when the SDO flag is cleared, the converter
remains in this conversion mode and continues to
convert the selected channel using the same CSR
Setup. In continuous conversion mode, not every
conversion word needs to be read. The user needs
only to read the conversion words required for the
application as SDO rises and falls to indicate the
availability of new conversion data. Note that if a
conversion is not read before the next conversion
data becomes available, it will be lost and replaced
by the new conversion data. To exit this conversion
mode, the user must provide ‘11111111’ to the SDI
pin during the first 8 SCLKs after SDO falls. If the
user decides to exit, 32 SCLKs are required to
clock out the last conversion before the converter
returns to command mode. The number of clock
cycles a continuous conversion takes for each Out-
put Word Setting is listed in Table 2. The first con-
version from the part in continuous conversion
mode will be longer than the following conversions
due to start-up overhead. The ± 8 (FRS = 0) or ± 10
(FRS = 1) clock ambiguity is due to internal syn-
chronization between the SCLK input and the os-
cillator.
Note:
When changing channels, or after performing
calibrations and/or single conversions, the
user must ignore the first three (for OWRs
less than 3200 Sps, MCLK = 4.9152 MHz) or
first five (for OWR
≥ 3200 Sps) conversions in
continuous conversion mode, as residual
filter coefficients must be flushed from the
filter before accurate conversions are
performed.
Table 1. Conversion Timing – Single Mode
(WR3-WR0)
Clock Cycles
FRS = 0
FRS = 1
0000
171448 ± 8
205738 ± 10
0001
335288 ± 8
402346 ± 10
0010
662968 ± 8
795562 ± 10
0011
1318328 ± 8
1581994 ± 10
0100
2629048 ± 8
3154858 ± 10
1000
7592 ± 8
9110 ± 10
1001
17848 ± 8
21418 ± 10
1010
28088 ± 8
33706 ± 10
1011
48568 ± 8
58282 ± 10
1100
89528 ± 8
107434 ± 10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9648-125EBZ | EVAL BOARD AD9648-125 |
| CDB5463U-Z | EVAL BOARD USB FOR CS5463 |
| AD9633-125EBZ | BOARD EVAL FOR AD9633 |
| PM0805-68NK-RC | INDUCTOR CHIP 68NH 10% SMD |
| MAX1379EVKIT+ | EVAL KIT FOR MAX1379 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB5534U-Z | 功能描述:EVAL BD 24-BIT ADCS W/ULTRALN PG 制造商:cirrus logic inc. 系列:- 零件狀態(tài):在售 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):24 采樣率（每秒）:3.84k 數(shù)據(jù)接口:串行 輸入范圍:±2.5 V 不同條件下的功率（典型值）:35mW @ 3.84kSPS 使用的 IC/零件:CS5534 所含物品:板，電纜 標(biāo)準(zhǔn)包裝:1 |
| CDB5540 | 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5540 - Bulk |
| CDB5541 | 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR 5540 & 5541 N/A - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit For Use |
| CDB5550 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board and Software |
| CDB5560 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Bd 50kSps 24Bit Mux ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。