參數(shù)資料
型號(hào): CDB5534U
廠商: Cirrus Logic Inc
文件頁(yè)數(shù): 18/43頁(yè)
文件大?。?/td> 0K
描述: EVAL BOARD FOR CS5534
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 24
采樣率(每秒): 3.84k
數(shù)據(jù)接口: 串行
輸入范圍: 0 ~ 2.5 V
在以下條件下的電源(標(biāo)準(zhǔn)): 35mW @ 5V
工作溫度: -40°C ~ 85°C
已用 IC / 零件: CS5534
已供物品: 板,纜線,CD
相關(guān)產(chǎn)品: CS5534-BSZR-ND - IC ADC 24BIT 4CH W/LNA 24SSOP
CS5534-ASZR-ND - IC ADC 24BIT 4CH W/LNA 24-SSOP
598-1116-5-ND - IC ADC 24BIT 4CH W/LNA 24SSOP
598-1115-5-ND - IC ADC 24BIT 4CH W/LNA 20SSOP
其它名稱: 598-1016
CS5531/32/33/34-AS
DS289F5
25
from VA+ and VA-. Their output voltage will be
limited to the VA+ voltage for a logic 1 and VA-
for a logic 0.
2.3.7. Offset and Gain Select
The Offset and Gain Select bit (OGS) is used to se-
lect the source of the calibration registers to use
when performing conversions and calibrations.
When the OGS bit is set to ‘0’, the offset and gain
registers corresponding to the desired physical
channel (CS1-CS0 in the selected Setup) will be ac-
cessed. When the OGS bit is set to ‘1’, the offset
and gain registers pointed to by the OG1-OG0 bits
in the selected Setup will be accessed. This feature
allows multiple calibration values (e.g. for different
gain settings) to be used on a single physical chan-
nel without having to re-calibrate or manipulate the
calibration registers.
2.3.8. Filter Rate Select
The Filter Rate Select bit (FRS) modifies the output
word rates of the converter to allow either 50 Hz or
60 Hz
rejection
when
operating
from
a
4.9152 MHz crystal. If FRS is cleared to logic 0,
the word rates and corresponding filter characteris-
tics can be selected (using the Channel Setup Reg-
isters) from 7.5, 15, 30, 60, 120, 240, 480, 960,
1920, or 3840 Sps when using a 4.9152 MHz clock.
If FRS is set to logic 1, the word rates and corre-
sponding filter characteristics scale by a factor of
5/6, making the selectable word rates 6.25, 12.5,
25, 50, 100, 200, 400, 800, 1600, and 3200 Sps
when using a 4.9152 MHz clock. When using other
clock frequencies, these selectable word rates will
scale linearly with the clock frequency that is used.
VREF
C= 14pF
f=
2
φ Fine
1
V
≤ 8mV
i= fV
C
os
n
φ Coarse
MCLK
16
VRS = 1; 1 V
≤ V
≤ 2.5 V
REF
Figure 9. Input Reference Model when VRS = 1
VREF
C= 7 pF
f=
2
φ Fine
1
V
≤ 16 mV
i= fV
C
os
n
φ Coarse
MCLK
16
VRS = 0; 2.5 V < V
≤ VA+
REF
Figure 10. Input Reference Model when VRS = 0
相關(guān)PDF資料
PDF描述
AD9648-125EBZ EVAL BOARD AD9648-125
CDB5463U-Z EVAL BOARD USB FOR CS5463
AD9633-125EBZ BOARD EVAL FOR AD9633
PM0805-68NK-RC INDUCTOR CHIP 68NH 10% SMD
MAX1379EVKIT+ EVAL KIT FOR MAX1379
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB5534U-Z 功能描述:EVAL BD 24-BIT ADCS W/ULTRALN PG 制造商:cirrus logic inc. 系列:- 零件狀態(tài):在售 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):24 采樣率(每秒):3.84k 數(shù)據(jù)接口:串行 輸入范圍:±2.5 V 不同條件下的功率(典型值):35mW @ 3.84kSPS 使用的 IC/零件:CS5534 所含物品:板,電纜 標(biāo)準(zhǔn)包裝:1
CDB5540 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5540 - Bulk
CDB5541 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR 5540 & 5541 N/A - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit For Use
CDB5550 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board and Software
CDB5560 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 Eval Bd 50kSps 24Bit Mux ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V