參數(shù)資料
型號: CDB5534U
廠商: Cirrus Logic Inc
文件頁數(shù): 22/43頁
文件大?。?/td> 0K
描述: EVAL BOARD FOR CS5534
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 24
采樣率(每秒): 3.84k
數(shù)據(jù)接口: 串行
輸入范圍: 0 ~ 2.5 V
在以下條件下的電源(標(biāo)準(zhǔn)): 35mW @ 5V
工作溫度: -40°C ~ 85°C
已用 IC / 零件: CS5534
已供物品: 板,纜線,CD
相關(guān)產(chǎn)品: CS5534-BSZR-ND - IC ADC 24BIT 4CH W/LNA 24SSOP
CS5534-ASZR-ND - IC ADC 24BIT 4CH W/LNA 24-SSOP
598-1116-5-ND - IC ADC 24BIT 4CH W/LNA 24SSOP
598-1115-5-ND - IC ADC 24BIT 4CH W/LNA 20SSOP
其它名稱: 598-1016
CS5531/32/33/34-AS
DS289F5
29
U/B (Unipolar / Bipolar) [22] [6]
0
Select Bipolar mode.
1
Select Unipolar mode.
OL1-OL0 (Output Latch Bits) [21:20] [5:4]
The latch bits will be set to the logic state of these bits upon command word execution when the output
latch select bit (OLS) in the configuration register is logic 0. Note that the logic outputs on the chip are
powered from VA+ and VA-.
00
A0 = 0, A1 = 0
01
A0 = 0, A1 = 1
10
A0 = 1, A1 = 0
11
A0 = 1, A1 = 1
DT (Delay Time Bit) [19] [3]
When set, the converter will wait for a delay time before starting a conversion. This allows settling time for
A0 and A1 outputs before a conversion begins. The delay time will be 1280 MCLK cycles when FRS = 0,
and 1536 MCLK cycles when FRS = 1.
0
Begin Conversions Immediately.
1
Wait 1280 MCLK cycles (FRS = 0) or 1536 MCLK cycles (FRS = 1) before starting conversion.
OCD (Open Circuit Detect Bit) [18] [2]
When set, this bit activates a 300 nA current source on the input channel (AIN+) selected by the channel
select bits. Note that the 300nA current source is rated at 25°C. At -55°C, the current source doubles to
approximately 600 nA. This feature is particularly useful in thermocouple applications when the user wants
to drive a suspected open thermocouple lead to a supply rail.
0
Normal mode.
1
Activate current source.
OG1-OG0 (Offset / Gain Register Pointer Bits) [17:16] [1:0]
These bits are only used when OGS in the Configuration Register is set to ‘1’. They allow the user to select
the offset and gain register to use while performing a conversion or calibration. When the OGS bit in the
Configuration Register is set to ‘0’, the offset and gain register for the referenced physical channel (CS1-
CS0 bits of the Setup) will be used.
00
Use offset and gain register from physical channel 1
01
Use offset and gain register from physical channel 2
10
Use offset and gain register from physical channel 3
11
Use offset and gain register from physical channel 4
相關(guān)PDF資料
PDF描述
AD9648-125EBZ EVAL BOARD AD9648-125
CDB5463U-Z EVAL BOARD USB FOR CS5463
AD9633-125EBZ BOARD EVAL FOR AD9633
PM0805-68NK-RC INDUCTOR CHIP 68NH 10% SMD
MAX1379EVKIT+ EVAL KIT FOR MAX1379
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB5534U-Z 功能描述:EVAL BD 24-BIT ADCS W/ULTRALN PG 制造商:cirrus logic inc. 系列:- 零件狀態(tài):在售 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):24 采樣率(每秒):3.84k 數(shù)據(jù)接口:串行 輸入范圍:±2.5 V 不同條件下的功率(典型值):35mW @ 3.84kSPS 使用的 IC/零件:CS5534 所含物品:板,電纜 標(biāo)準(zhǔn)包裝:1
CDB5540 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5540 - Bulk
CDB5541 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR 5540 & 5541 N/A - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit For Use
CDB5550 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board and Software
CDB5560 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Bd 50kSps 24Bit Mux ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V