參數(shù)資料
型號: C3ENPA1-DD
廠商: Motorola, Inc.
元件分類: 網(wǎng)絡(luò)處理器
英文描述: C-3e NETWORK PROCESSOR SILICON REVISION A1
中文描述: ? - 3E的網(wǎng)絡(luò)處理器硅版本格A1
文件頁數(shù): 37/114頁
文件大?。?/td> 746K
代理商: C3ENPA1-DD
Pin Descriptions Grouped by Function
37
MOTOROLA GENERAL BUSINESS INFORMATION
C3ENPA1-DS/D REV 03
Table 11
Gigabit Ethernet (GMII/MII) Signals One Cluster Example
SIGNAL NAME*
PIN #
TOTAL
TYPE
I/O
LABEL
SIGNAL DESCRIPTION
CP
n
_0
Table 7
1
LVTTL
O
PD
T_CLK
GMII Transmit Clock (125MHz). This clock is used to synchronize the
transmit data.
CP
n
_1
Table 7
1
LVTTL
I
PU
TCLKI
MII transmit clock. Transmit data aligned to this clock input from
phy in MII mode. 25 Mhz in 100BaseT, 2.5 in Mhz in 10BaseT
CP
n
_2
Table 7
1
LVTTL
O
PD
O
PU
O
PD
O
PU
O
PU
TXD(0)
Transmit Data (byte-wide data, least significant bit)
CP
n
_3
Table 7
1
LVTTL
TXD(1)
Transmit Data
CP
n
_4
Table 7
1
LVTTL
TXD(2)
Transmit Data
CP
n
_5
Table 7
1
LVTTL
TXD(3)
Transmit Data
CP
n
_6
Table 7
1
LVTTL
TX_EN
Transmit Enable. When asserted, the data on TXD is encoded and
transmitted on the twisted pair cable.
CP
n+1
_0
Table 7
1
nc
nc
PD
I
PU
nc
nc
CP
n+1
_1
Table 7
1
LVTTL
COL
Collision. Asserted when both RX_DV and TX_EN are valid during
half duplex operation.
CP
n+1
_2
Table 7
1
LVTTL
O
PD
O
PU
O
PD
O
PU
O
PU
TXD(4)
Transmit Data
CP
n+1
_3
Table 7
1
LVTTL
TXD(5)
Transmit Data
CP
n+1
_4
Table 7
1
LVTTL
TXD(6)
Transmit Data
CP
n+1
_5
Table 7
1
LVTTL
TXD(7)
Transmit Data (byte-wide receive data, most significant bit)
CP
n+1
_6
Table 7
1
LVTTL
TX_ER
Transmit Error. Asserting TX_ER when TX_EN is a 1 causes
transmission of the designated
bad code
in lieu of the normal
encoded data on the twisted pair data.
CP
n+2
_0
Table 7
1
nc
nc
PD
I
PU
I
PD
I
PU
I
PD
I
PU
I
PU
nc
nc
CP
n+2
_1
Table 7
1
LVTTL
RCLK
Receive Clock (125MHz)
CP
n+2
_2
Table 7
1
LVTTL
RXD(0)
Receive Data (byte-wide receive data, least significant bit)
CP
n+2
_3
Table 7
1
LVTTL
RXD(1)
Receive Data
CP
n+2
_4
Table 7
1
LVTTL
RXD(2)
Receive Data
CP
n+2
_5
Table 7
1
LVTTL
RXD(3)
Receive Data
CP
n+2
_6
Table 7
1
LVTTL
RX_DV
Receive Data Valid. Indicates that there is a receive frame in progress
and that the data present on the RXD signals is valid.
CP
n+3
_0
Table 7
1
nc
nc
PD
I
PU
nc
nc
CP
n+3
_1
Table 7
1
LVTTL
CRS
Carrier Sense. Indicates traffic is on the link. CRS is asserted when a
non-idle condition is detected on the receive data stream. CRS is
deasserted when an end of frame or idle condition is detected.
相關(guān)PDF資料
PDF描述
C4159 Low noise amplifier for InGaAs, PbS, PbSe and MCT detector
C4187 Framing Streak Camera
C4258 PICOSECOND PHOTODETECTOR
C4505 OCXO
C4532X5R1E156M N-Channel FET Synchronous Buck Regulator Controller for Low Output Voltages
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C3ENPA1-DS 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:C-3e NETWORK PROCESSOR SILICON REVISION A1
C3ENPB0-DS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-3e Network Processor Data Sheet Silicon Revision B0
C3F 功能描述:XLR 連接器 3 PIN FEMALE RECEPT RoHS:否 制造商:Neutrik 標(biāo)準(zhǔn):Standard XLR 產(chǎn)品類型:Connectors 型式:Female 位置/觸點數(shù)量:3 端接類型:Solder 安裝風(fēng)格:Cable 方向:Vertical
C3F002KBS 制造商:Hammond Power Solutions 功能描述:TRANSFORMER, DISTRIBUTION , ENCAPSULATED, 480V IN, 208Y/120V OUT, 2KVA
C3F002KDS 制造商:Hammond Power Solutions 功能描述:POTTED N3R 3PH CU 2kVA 480-240