參數(shù)資料
型號: BX80525U700256E
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 700 MHz, MICROPROCESSOR, XMA
文件頁數(shù): 43/102頁
文件大?。?/td> 878K
代理商: BX80525U700256E
Datasheet
45
Pentium III Processor for the SC242 at 450 MHz to 800 MHz
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies and
cache sizes.
2. Non-AGTL+ signals except PWRGOOD.
There are three signal quality parameters defined for both AGTL+ and non-AGTL+ signals:
overshoot/undershoot, ringback, and settling limit. All three signal quality parameters are shown in
Table 24 for the AGTL+ and non-AGTL+ signal group.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies and
cache sizes.
2. These values are specified at the processor core pins.
3. Specifications are for the edge rate of 0.3 - 0.8 V/ns. See Figure 16 for the generic waveform.
4. Please see Table 22 for maximum allowable overshoot.
5. Ringback between VREF + 100 mV and VREF + 200 mV or VREF –200 mV and VREF – 100 mV requires the
flight time measurements to be adjusted as described in the AGTL+ Specification (Pentium II Developers
Manual). Ringback below VREF + 100mV or above VREF – 100 mV is not supported.
6. Intel recommends simulations not exceed a ringback value of VREF ± 200 mV to allow margin for other
sources of system noise.
7. A negative value for
ρρ indicates that the amplitude of ringback is above V
REF. (i.e., f = -100 mV specifies the
signal cannot ringback below VREF + 100 mV).
8.
φφ and ρρ: are measured relative to V
REF. αα: is measured relative to VREF + 200 mV.
Table 23. Signal Ringback Specifications for Signal Simulation 1
Input Signal Group
Transition
Maximum Ringback
(with Input Diodes Present)
Unit
Figure
AGTL+
0
→ 1V
REF + 0.200
V
16
AGTL+
1
→ 0V
REF - 0.200
V
16
Non-AGTL+ Signals 2
0
→ 1
1.7
V
16
Non-AGTL+ Signals 2
1
→ 0
0.7
V
16
PWRGOOD
0
→ 12.00
V
16
Table 24. AGTL+ and Non-AGTL+ Signal Groups Ringback Tolerance Specifications 1, 2, 3, 4
T# Parameter
Min
Unit
Figure
Notes
αα: Overshoot
100
mV
14
4, 8
ττ: Minimum Time at High
0.50
ns
14
ρρ: Amplitude of Ringback
–200
mV
14
5, 6, 7, 8
φφ: Final Settling Voltage
200
mV
14
8
δδ: Duration of Squarewave Ringback
N/A
ns
14
相關(guān)PDF資料
PDF描述
BX80525U733256E 32-BIT, 733 MHz, MICROPROCESSOR, XMA
BX80525U667256E 32-BIT, 667 MHz, MICROPROCESSOR, XMA
BX80532PC2500D 32-BIT, 2500 MHz, MICROPROCESSOR, XMA
BX80532PG3200D 32-BIT, 3200 MHz, MICROPROCESSOR, XGA478
BXA10-48S3V3-S 1-OUTPUT 8 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80525U733256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U750256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U800256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U800256EB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U850256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor