- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223464 > BU-66318G0-110 (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PQFP208 PDF資料下載
參數(shù)資料
| 型號： | BU-66318G0-110 |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PQFP208 |
| 封裝： | 28 X 28 MM, 1.40 MM HEIGHT, LQFP-208 |
| 文件頁數(shù)： | 13/32頁 |
| 文件大?。?/td> | 278K |
| 代理商： | BU-66318G0-110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
20
Data Device Corporation
www.ddc-web.com
BU-66318
B-09/05-0
TABLE 22. LOCAL PROCESSOR TO BU-66318
MEMORY MAP
RD/WR
A1
A2
FUNCTION
0
Write to ACE-Bridge IRQ register (generates a
PCI interrupt)
0
1
not used
0
1
0
Write to Sub-System Vendor ID
0
1
Write to Sub-System Device ID
1
0
Read ACE-Bridge IRQ register
1
0
1
not used
1
0
Read Sub-System Vendor ID
1
Read Sub-System Device ID
FIGURE 12 illustrates a write by the ACE-Bridge into the local
bus RAM. The figure includes local bus arbitration showing the
ACE-Bridge acquiring control of the local bus. Note that the tim-
ing is shown with zero extra setup time (Reg 1 bits 29 & 28 = 0).
Also note that the example shows the ACE-Bridge releasing the
bus after the double word write. If the bus arbiter "parked" GNT
(GNT# remains asserted after ACK is asserted) at the ACE-
Bridge and the ACE-Bridge had other words to write to the RAM,
the ACE-Bridge would NOT release the bus until GNT was
negated (and it completed it's write cycle) or it emptied it's write
FIFO. In this case, with GNT# negated after ACK# was assert-
ed, the ACE-Bridge would have to renegotiate for the local bus if
the ACE-Bridge had more words to transfer from it's write FIFO
to the local bus.
LOCAL PROCESSOR TO BU-66318 MEMORY MAP
The BU-66318 ACE-Bridge contains a register area that is
accessible by the local CPU. These register locations are
mapped out and are accessed by the lower two bits of the
address bus (A1 - A0).
Although there are eight addresses mapped, there are currently
four useable registers contained in the mapping. Registers are
used to write and read the subsystem vendor and subsystem
device ID's, and to read and write the IRQ registers.
The local CPU accesses ACE-Bridge register space by first
asserting the CS signal low and then driving a valid address onto
the address bus. Following a valid address being read, the BU-
66318 will then either drive the requested information onto the
data bus, or will read information from the data bus and store it
in the requested register. B_RDY is the ACE-Bridge's handshake
signal that indicates the data bus is valid for a read operation or
that the data bus has been written to the selected internal regis-
ter.
相關PDF資料 |
PDF描述 |
|---|---|
| BU2294AF | 67.735842 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| BU3076HFV-TR | 67.5 MHz, OTHER CLOCK GENERATOR, PDSO6 |
| BU6836 | PCMCIA BUS CONTROLLER, PBGA256 |
| BU7346GUL | 38 MHz, OTHER CLOCK GENERATOR, PBGA6 |
| BUF01900AIDRCR | SPECIALTY ANALOG CIRCUIT, PDSO10 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BU6650NUX | 制造商:ROHM 制造商全稱:Rohm 功能描述:3ch CMOS LDO Regulators |
| BU6650NUX_11 | 制造商:ROHM 制造商全稱:Rohm 功能描述:3ch CMOS LDO Regulators |
| BU6650NUX-TR | 功能描述:低壓差穩(wěn)壓器 - LDO LDO REG 0.2A 8PIN 2.8V 2.8V 1.8V RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| BU6651NUX | 制造商:ROHM 制造商全稱:Rohm 功能描述:High-speed Load Response Full CMOS LDP Regulators |
| BU6651NUX-TR | 功能描述:低壓差穩(wěn)壓器 - LDO LDO REG 0.2A 8PIN 2.8V 1.8V 1.5V RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。