- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1906 > BBT3420-SN (Intersil)TXRX QUAD MULTI-RATE 289-EBGA PDF資料下載
參數(shù)資料
| 型號： | BBT3420-SN |
| 廠商： | Intersil |
| 文件頁數(shù)： | 34/38頁 |
| 文件大小： | 0K |
| 描述： | TXRX QUAD MULTI-RATE 289-EBGA |
| 標準包裝： | 84 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | XAUI，XGMII，MDC/MDIO |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 289-BGA |
| 供應商設備封裝： | 289-BGA（19x19） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁
5
3.2 Transmit Byte Clock
3.2.1 FULL- AND HALF-RATE MODE
Since the BBT3420 normally employs Double Data Rate
(DDR) timing, the local reference clock requirement is
lowered to 124.4-159.375MHz. The Transmit Byte Clock
(TBC) must be frequency-synchronous with the local
reference clock. For any channel set to Half-Rate Clock
Mode by the MDIO/MDC register 1F’h (for Clause 22) and/or
C008’h (for Clause 45), see Table 3-30, the TBC must be
provided at half the ref clock frequency, unless the TX_SDR
bit is set in the MDIO register C001’h (Clause 45, Table 3-
33) and/or 1D’h (Clause 22, Table 3-28).
3.2.2 SOURCE-CENTERED AND -SIMULTANEOUS
MODE
For ease of ASIC timing, the BBT3420 provides the option
for the TBC to be source-simultaneous or source-centered.
In source-simultaneous mode, the ASIC is not required to
adjust the TBC signal to the center of the data window. The
internal latch clock of the BBT3420 is set to +5 serial bit
times after the rising edge of the clock (TBC or RefClock)
when the chip is reset. In source-centered mode, the
BBT3420 expects stable data, with proper setup/hold time
with respect to the TBC from the ASIC. The specific clocking
mode is selectable by the MDIO/MDC register bit SC_TBC
at address 11’h in Clause 22 format, Table 3-16, and/or
C001’h in Clause 45 format, Table 3-33.
3.2.3 TRUNKING MODE
The TBC source for each channel is determined by the
trunking mode setting of the PSYNC pin. When trunking is
turned on (PSYNC high), all four channels are latched by the
Channel A TBC on pin TCA. In non-trunking mode, each
channel is latched with its corresponding TBC pin TC[A-D]
independently. Note that PSYNC will also force trunking of
the Receive Byte Clocks (see below). Alternatively, the
TC[A-D] inputs may be driven from a common source, such
as the local reference clock.
3.3 Transmit FIFO
A 4-byte-deep input FIFO is used to accommodate any TBC
or data drift. The initial pointer value is 2 bytes, which can
accommodate ±2 byte skew between channels, as well as
drift between the TBC and the reference clock. When the
FIFO depth is at one, the transmit data is ready for output on
the next TXC.
3.4 Serializer
The serializer accepts 10-bit transmission characters and
converts them from a parallel format to a serial bit stream at
2.488-3.1875Gbps. The system designer is expected to treat
such signals on the PCB as transmission lines and to use a
controlled impedance and suitable termination.
3.5 Pre-emphasis
In order to compensate for the loss of the high-frequency
signal components through PCB or cable, four levels of
programmable pre-emphasis have been added to all serial
transmit channels. This maximizes the data eye opening at
the receiver inputs and enhances the bit error rate
performance of the system. The MDIO Register at Address
1C’h (for Clause 22) and/or C005’h (for Clause 45) (see
Table 3-27) controls the level of pre-emphasis. Note that the
formula used to determine the pre-emphasis valuse is NOT
the same as that used in the IEEE 802.3ak-2004
specification for this parameter.
1
FD
X
/T/
K29.7
Terminate
1
3C
X
K28.1
Extra comma
1
5C
X
/F/
K28.2
Signal Ordered_Set marker
1
9C
X
/Q/
K28.4
Sequence Ordered_Set marker
1DC
X
K28.6
1
FC
X
K28.7
Repeat gives False Comma
1F7
X
K23.7
1
FE
X
/E/
K30.7
Error Code
1
(all others)
X
Invalid code
Error Code
NOTES:
1. If the XAUI_EN bit is set, the BBT3420 acts as though both the TRANS_EN and AKR_EN bits are set.
2. The XGMII IDLE character is set by the XGMII IDLE register, address 1B’h/C003’h (see Table 3-26), default value 07’h, combined with the K
bit (XGMII value 107’h).
TABLE 3-1. VALID 8B/10B ENCODER PATTERNS (Continued)
TRANSMITTING SERDES
NOTES and
DESCRIPTION
K-BIT
TD DATA
TRANS_EN
BIT (Note 1)
AKR_EN BIT
(Note 1)
SERIAL
CHARACTER
SERIAL
CODE
BBT3420
相關PDF資料 |
PDF描述 |
|---|---|
| BD3843FS-E2 | IC SOUND PROCESSOR 6CH 24SSOP |
| BD9251FV-E2 | IC PREAMP HBD PIR SENSOR 14-SSOP |
| BGF 104C E6327 | IC HSMMC FILTER/ESD PROT S-WLP-6 |
| BGF 104C E6328 | IC HSMMC FILTER/ESD PROT WLP-16 |
| BGF 110 E6327 | IC MEMORY CARD PROTECT S-WLP-24 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BBT3421 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4 Channel Multi-rate Intelligent CMOS Re-Timer |
| BBT3821 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer |
| BBT3821-JH | 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| BBT3821LP-JH | 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| BBTEKIT | 功能描述:剝線和切削工具 COMPR AND STRIP TOOL KIT FOR RG59 RG6 CBL RoHS:否 制造商:Molex 產(chǎn)品:Cable Strippers 類型: 描述/功能:Stripper |
發(fā)布緊急采購，3分鐘左右您將得到回復。