- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1906 > BBT3420-SN (Intersil)TXRX QUAD MULTI-RATE 289-EBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | BBT3420-SN |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 23/38頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | TXRX QUAD MULTI-RATE 289-EBGA |
| 標(biāo)準(zhǔn)包裝： | 84 |
| 類(lèi)型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 4/4 |
| 規(guī)程： | XAUI，XGMII，MDC/MDIO |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 289-BGA |
| 供應(yīng)商設(shè)備封裝： | 289-BGA（19x19） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)
3
2 General Description
The BBT3420 is a quad 8-bit/10-bit parallel-to-serial and
serial-to-parallel transceiver device ideal for high-bandwidth
interconnection between line cards, serial backplanes, or
optical modules, over interconnect media such as Printed
Circuit Board (PCB) FR-4 traces or copper cables.
Each independent transceiver channel in BBT3420 is
capable of operating at 2.488-3.1875Gbps at full-rate, and
1.244-1.59375Gbps at half-rate. The four on-chip
transceivers shown in Figure 1-2 can also be configured as
a single 10 Gigabit Attachment Unit Interface (XAUI), for
both 10G Ethernet and 10G Fiber Channel or proprietary
backplane interfaces, providing up to 12.75Gbps of data
throughput at full duplex. The BBT3420 also supports the 10
Gigabit Media Independent Interface (XGMII) on the parallel
interfaces. The device can be used as an XGMII Extended
Sublayer (XGXS) device to support longer PCB traces
between optical transceiver modules and switch fabrics, as
shown in Figure 1-1.
As shown in Figure 1-3, each transceiver channel in
BBT3420 contains a serializer, a deserializer, an 8b/10b
encoder and decoder, as well as elastic buffers that provide
the interface for serial data transmission and data recovery.
Both the receive equalization and the transmit pre-emphasis
are provided on each of the channels to maximize
performance. In addition, a programmable receive FIFO in
each channel aligns all incoming serial data to the local clock
domain, adding or removing IDLE sequences as needed.
This in return will eliminate the need for multiple clock
domains for the interfaced ASIC device to the transceiver.
Each transceiver channel can also be configured to operate
as a non-encoded 10-bit transceiver, allowing long strings of
consecutive 1's or 0's (up to 512 bits). This feature enables
the BBT3420 to accommodate proprietary encoded data
links.
On each channel, the transmitter accepts up to 10-bit wide
parallel SSTL_2 or HSTL Class I/O (Figure 2-1) data, which
is then serialized into high-speed NRZ (Non-Return to Zero)
serial streams. The effective serial output impedance is
nominally 150
differential.
The BBT3420 transceiver can be configured via pins and
through the Management Data Input/Output (MDIO)
interface specified in IEEE 802.3 Clause 22 or Clause 45.
The device supports both the 5-bit PHY address for Clause
22 and the 5-bit port address for Clause 45. The four device
addresses for Clause 45 are user selectable. The device
also supports the Built-in Self Test (BIST) and IEEE 1149.1
(JTAG) for self-test purposes including serial and parallel
loopback under either external pin or MDIO control, and
Pseudo Random Bit Sequence (PRBS) generation and
verification.
The BBT3420 is assembled in a 289-pin 19mm x 19mm
HSBGA package. The device can operate with a single 1.8V
supply and dissipates only 250mW per channel.
FIGURE 1-3. FUNCTIONAL BLOCK DIAGRAM OF A SINGLE CHANNEL
Clock and
Data
Recovery
100 Ohm
Termination,
Equalizer,
Signal
Detect
De
se
ria
liz
er
&
Co
m
a
De
tecto
r
10B/8B
Decoder
RX FIFO
Deskew
Logic
Se
rial
izer
8B/10B
Encoder
&
AKR
Generator
TX FIFO
&
Error and
Orderset
Detector
BIST
Pattern
Generator
BIST
Pattern
Analyzer
DDR
Input
Registers
DDR
Output
Registers
TD[9:0]
TBC
RD[9:0]
RBC
TX+
TX-
RX+
RX-
SIGDET
CODE
HS_TX_CLK
REF_CLK
BISTEN
PLP
SLP
Pre-empahsis
FIGURE 2-1. SSTL_2/HSTL CLASS I I/O
VTT=VDDQ/2
50
Zo=50
VREF= VDDQ/2
VD
D
Q
/2
VD
D
Q
VD
D
Q
BBT3420
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BD3843FS-E2 | IC SOUND PROCESSOR 6CH 24SSOP |
| BD9251FV-E2 | IC PREAMP HBD PIR SENSOR 14-SSOP |
| BGF 104C E6327 | IC HSMMC FILTER/ESD PROT S-WLP-6 |
| BGF 104C E6328 | IC HSMMC FILTER/ESD PROT WLP-16 |
| BGF 110 E6327 | IC MEMORY CARD PROTECT S-WLP-24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BBT3421 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4 Channel Multi-rate Intelligent CMOS Re-Timer |
| BBT3821 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer |
| BBT3821-JH | 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| BBT3821LP-JH | 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| BBTEKIT | 功能描述:剝線和切削工具 COMPR AND STRIP TOOL KIT FOR RG59 RG6 CBL RoHS:否 制造商:Molex 產(chǎn)品:Cable Strippers 類(lèi)型: 描述/功能:Stripper |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。