參數(shù)資料
型號(hào)： AM79C864AKCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： Physical Layer Controller With Scrambler (PLC-S)
中文描述： 1 CHANNEL(S), 100M bps, FDDI CONTROLLER, PQFP120
封裝： PLASTIC, QFP-120
文件頁(yè)數(shù)： 39/51頁(yè)
文件大?。?/td> 271K
代理商： AM79C864AKCW
AMD
P R E L I M I N A R Y
3-41
Am79C864A
large enough to keep the system from being approved
by regulatory agencies such as the FCC.
The peaks in the radiated signal can be reduced signifi-
cantly by scrambling the transmitted signal. Scramblers
add the output of a random generator to the data signal.
The resulting signal has fewer repetitive data patterns.
Thus the occurrence and amplitude of peaks in the fre-
quency spectrum, of the transmitted signal, are greatly
reduced and the probability of a systems approval by
regulatory agencies, such as the FCC, is increased.
The scrambled data is descrambled, at the receiver, by
adding it to the output of another random generator. The
receiver’s random generator has the same function as
the transmitter’s random generator. Because the ran-
dom generators are the same and anything exclusive-
ORed with itself is zero, the output of the descrambler is
the original data signal.
Data
⊕
A = S_Data
A = B Therefore
A
⊕
B = 0 and
Data
⊕
A
⊕
B = D_Data = Data
where
S_Data
⊕
B = D_Data
Data = Original Data
S_Data = Scrambled Data
D_Data = Unscrambled Data
A = Transmitter Random Generator
B = Receiver Descrambler
⊕
= Exclusive-OR Function
For proper operation, the random generator in the
descrambler must be synchronized to the random gen-
erator in the scrambler, i.e., the random generators
must be in the same state with respect to the data. Be-
cause the random generators operate independently of
each other, they require synchronizing circuitry.
The descrambler synchronizes itself to the scrambler by
utilizing the following relationship.
H[n] = S_Data[n]
⊕
S_Data[n-j]
⊕
S_Data[n-i] = Data[n]
where
H[n] = a hypothesis bit
j and i are bit delays
This relationship is true when Data[n-J] = Data[n-K].
The requirements for a correct H(n) are approximated
during the FDDI line states ILS, QLS, HLS and MLS.
When a line state is detected, the corresponding correct
data can be deduced. The proper setting for the random
generator can be derived from Data and S_Data.
If A
⊕
Data = S_Data then Data
⊕
S_Data = A
The X3T9 committee has chosen X
11
+ X
9
as the random
generator function. This can be represented as a shift
register with the eleventh and ninth bits fed back to the
input of the first bit via an exclusive OR gate (Figure 4).
For this polynomial, j equals eleven and i equals nine.
Table 17 shows the line state bits and the corresponding
H bits.
Table 17. Line States
Line State
Data
H
QLS
00000000000
00000000000
ILS
11111111111
11111111111
HLS
00100001000
01110011100
MLS
00100000000
01110000000
The following rules apply to the descrambler. When a
line state is not detected, the input to the random gen-
erator is bit 11 exclusive-ORed with bit 9. Data is
S_Data exclusive-ORed with the random generator out-
put. When a line state is detected, Data is derived from
H in accordance with Table 17. The input to the random
generator is Data exclusive ORed with S_Data.
Scrambler
A functional diagram of the scrambler is shown in
Figure 4. It combines the output of a random generator
(X
11
+ X
9
) with FDDI-encoded data via an XOR gate.
Descrambler
The descrambler (Figure 5) combines the output of a
random generator with the scrambled data to produce
an exact copy of the original unscrambled data. The ran-
dom generator has the same function as the random
generator in the scrambler (X
11
+ X
9
).
The descrambler has a state-synchronizer to set the
descrambler-random generator to the same state as the
scrambler-random generator. The state-synchronizer is
enabled by SCRM_RSYNC, which is from the PLC-S
decoder. When SCRM_RSYNC is true, the decoder
has not detected a valid FDDI signal. The state-syn-
chronizer attempts to set the random generator. If
SCRM_RSYNC is false, the data is valid and the ran-
dom generator is assumed to be synchronized to the
scrambler and will remain synchronized.
The state-synchronizer monitors the scrambled data for
one of the patterns in Table 17. When there is a match,
the output data is set to the corresponding value. The
random generator’s input is the deduced output XORed
with the scrambled data input, which corresponds to the
scrambler’s random generator. When there is not a
match, the output data is the scrambled data XORed
with the random generator’s output. The random gen-
erator is open loop.
相關(guān)PDF資料
PDF描述
AM79C873 NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
AM79C873KCW NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
AM79C874VI NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
Am79C874 NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
AM79C874VC NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C864KC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver
AM79C870KC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver
AM79C871KC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver
AM79C873 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
AM79C873KCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*