參數(shù)資料
型號: AK4683_07
廠商: Asahi Kasei Microsystems Co.,Ltd
元件分類: Codec
英文描述: Asynchronous Multi-Channel Audio CODEC with DIR/T
中文描述: 異步多聲道音頻編解碼器署長/噸
文件頁數(shù): 62/84頁
文件大?。?/td> 1077K
代理商: AK4683_07
[AK4683]
MS0427-E-02
2007/04
- 62 -
(2)-1-3. ACKNOWLEDGE
ACKNOWLEDGE is a software convention used to indicate successful data transfers. The transmitting device will
release the SDA line (HIGH) after transmitting eight bits. The receiver must pull down the SDA line during the
acknowledge clock pulse so that that it remains stable “L” during “H” period of this clock pulse. The AK4683 will
generates an acknowledge after each byte has been received.
In the read mode, the slave, the AK4683 will transmit eight bits of data, release the SDA line and monitor the line for an
acknowledge. If an acknowledge is detected and no STOP condition is generated by the master, the slave will continue
to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the
STOP condition.
The register of ADC/DAC part can not generate acknowledge for READ operations.
SCL FROM
MASTER
acknowledge
DATA
OUTPUT BY
TRANSMITTER
DATA
OUTPUT BY
RECEIVER
1
9
8
START
CONDITION
Clock pulse
for acknowledge
not acknowledge
Figure 43. Acknowledge on the I
2
C-bus
(2)-1-4. FIRST BYTE
The first byte, which includes seven bits of slave address and one bit of R/W bit, is sent after the START condition. If
the transmitted slave address matches an address for one of the device, the receiver who has been addressed pulls down
the SDA line.
The most significant five bits of the slave address are fixed as “00100”. The next two bits are CAD1 and CAD0 (device
address bits). These two bits identify the specific device on the bus. The eighth bit (LSB) of the first byte (R/W bit)
defines whether a write or read condition is requested by the master. A “1” indicates that the read operation is to be
executed. A “0” indicates that the write operation is to be executed.
0
0
1
0
0
CAD1
CAD0
R/W
(CAD1-CAD0 = fixed to “10” for ADC/DAC part, “00” for DIR/DIT part)
Figure 44. The First Byte
相關(guān)PDF資料
PDF描述
AK4683EQ Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4683 Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4702EQ 2ch DAC with AV SCART switch
AK4702 2CH DAC WITH AV SCART SWITCH
AK4703 AV SCART switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4683EQ 制造商:AKM 制造商全稱:AKM 功能描述:Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4683EQP 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP
AK4685 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O
AK4685EQ 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O
AK4686 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector