- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4683_07 (Asahi Kasei Microsystems Co.,Ltd) Asynchronous Multi-Channel Audio CODEC with DIR/T PDF資料下載
參數(shù)資料
| 型號： | AK4683_07 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| 中文描述： | 異步多聲道音頻編解碼器署長/噸 |
| 文件頁數(shù)： | 48/84頁 |
| 文件大?。?/td> | 1077K |
| 代理商： | AK4683_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
[AK4683]
MS0427-E-02
2007/04
- 48 -
■
De-emphasis Filter Control
The AK4683 includes the digital de-emphasis filter (tc=50/15μs) by IIR filter corresponding to four sampling
frequencies (32kHz, 44.1kHz, 48kHz and 96kHz). When DEAU bit=“1”, the de-emphasis filter is enabled automatically
by sampling frequency and pre-emphasis information in the channel status. The AK4683 goes this mode at default.
Therefore, in Parallel Mode, the AK4683 is always placed in this mode and the status bits in channel 1 control the
de-emphasis filter. In Serial Mode, DEM0/1 and DFS bits can control the de-emphasis filter when DEAU bit is “0”. The
internal de-emphasis filter is bypassed and the recovered data is output without any change if either pre-emphasis or
de-emphasis Mode is OFF.
PEM
FS3
FS2
FS1
1
0
0
0
1
0
0
1
1
0
0
1
1
1
0
1
1
(Others)
0
x
x
x
Table 51. De-emphasis Auto Control at DEAU bit = “1” (default)
PEM
DFS
DEM1
1
0
0
1
0
0
1
0
1
1
0
1
1
1
0
1
1
0
1
1
1
1
1
1
0
x
x
Table 52. De-emphasis Manual Control at DEAU bit = “0”
■
System Reset and Power-Down
The AK4683 has a power-down mode for all circuits by PDN pin can be partially powerd-down by PWN bit. The
RSTN2 bit initializes the register and resets the internal timing. The AK4683 should be reset once by bringing PDN pin
= “L” upon power-up.
PDN pin: All analog and digital circuit are placed in the power-down and reset mode by bringing PDN pin = “L”. All
the registers are initialized, and clocks are stopped. Reading/Witting to the register are disabled.
RSTN2 bit: All the registers except PWN and RSTN2 bits are initialized by bringing RSTN2 bit = “0”. The internal
timings are also initialized. When RSTN2 bit = “0”, the clock are output but SDTO pin is hold to “L”.
Witting to the register is not available except PWN and RSTN2 bits. Reading to the register is disabled.
PWN bit: The clock recovery part is initialized by bringing PWN bit = “0”. In this case, clocks from PLL are stopped.
The registers are not initialized and the mode settings are kept. Writing and Reading to the registers are
enabled.
FS0
0
0
1
0
Mode
44.1kHz
48kHz
32kHz
96kHz
OFF
OFF
x
DEM0
0
1
0
1
0
1
0
1
x
44.1kHz
OFF
48kHz
32kHz
OFF
OFF
96kHz
OFF
OFF
(default)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4683EQ | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4683 | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4702EQ | 2ch DAC with AV SCART switch |
| AK4702 | 2CH DAC WITH AV SCART SWITCH |
| AK4703 | AV SCART switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4683EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4683EQP | 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP |
| AK4685 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4685EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4686 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。