- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4648EC (Asahi Kasei Microsystems Co.,Ltd) Stereo CODEC with MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4648EC |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | Stereo CODEC with MIC/HP/SPK-AMP |
| 中文描述： | 立體聲編解碼器麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 39/119頁 |
| 文件大?。?/td> | 1272K |
| 代理商： | AK4648EC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁
[AK4648]
MS0625-E-01
2007/06
- 39 -
■
System Reset
Upon power-up, the AK4648 should be reset by bringing the PDN pin = “L”. This ensures that all internal registers reset
to their initial values.
The ADC enters an initialization cycle that starts when the PMADL or PMADR bit is changed from “0” to “1” at PMDAC
bits is “0”. The initialization cycle time is 1059/fs=24ms@fs=44.1kHz. During the initialization cycle, the ADC digital
data outputs of both channels are forced to a 2’s complement, “0”. The ADC output reflects the analog input signal after
the initialization cycle is complete. When PMDAC bit is “1”, the ADC does not require an initialization cycle.
The DAC enters an initialization cycle that starts when the PMDAC bit is changed from “0” to “1” at PMADL and
PMADR bits are “0”. The initialization cycle time is 1059/fs=24ms@fs=44.1kHz. During the initialization cycle, the
DAC input digital data of both channels are internally forced to a 2’s complement, “0”. The DAC output reflects the
digital input data after the initialization cycle is complete. When PMADL or PMADR bit is “1”, the DAC does not require
an initialization cycle.
■
Audio Interface Format
Four types of data formats are available and are selected by setting the DIF1-0 bits (Table 17). In all modes, the serial data
is MSB first, 2’s complement format. Audio interface formats can be used in both master and slave modes. LRCK and
BICK are output from the AK4648 in master mode, but must be input to the AK4648 in slave mode.
Mode
DIF1 bit
DIF0 bit
SDTO (ADC)
0
0
0
DSP Mode
1
0
1
MSB justified
LSB justified
2
1
0
MSB justified
MSB justified
3
1
1
I
2
S compatible
I
2
S compatible
Table 17. Audio Interface Format
In modes 1, 2 and 3, the SDTO is clocked out on the falling edge (“
↓
”) of BICK and the SDTI is latched on the rising edge
(“
↑
”). In Modes 0 (DSP mode), the audio I/F timing is changed by BCKP and MSBS bits (Table 18).
DIF1
DIF0
MSBS
BCKP
Audio Interface Format
MSB of SDTO is output by the rising edge (“
↑
”) of the first
BICK after the rising edge (“
↑
”) of LRCK.
MSB of SDTI is latched by the falling edge (“
↓
”) of the BICK
just after the output timing of SDTO’s MSB.
MSB of SDTO is output by the falling edge (“
↓
”) of the first
BICK after the rising edge (“
↑
”) of LRCK.
MSB of SDTI is latched by the rising edge (“
↑
”) of the BICK
just after the output timing of SDTO’s MSB.
MSB of SDTO is output by next rising edge (“
↑
”) of the falling
edge (“
↓
”) of the first BICK after the rising edge (“
↑
”) of LRCK.
MSB of SDTI is latched by the falling edge (“
↓
”) of the BICK
just after the output timing of SDTO’s MSB.
MSB of SDTO is output by next falling edge (“
↓
”) of the rising
edge (“
↑
”) of the first BICK after the rising edge (“
↑
”) of LRCK.
MSB of SDTI is latched by the rising edge (“
↑
”) of the BICK
just after the output timing of SDTO’s MSB.
Table 18. Audio Interface Format in Mode 0
If 16-bit data that ADC outputs is converted to 8-bit data by removing LSB 8-bit, “
1” at 16bit data is converted to “
1”
at 8-bit data. And when the DAC playbacks this 8-bit data, “
1” at 8-bit data will be converted to “
256” at 16-bit data
and this is a large offset. This offset can be removed by adding the offset of “128” to 16-bit data before converting to 8-bit
data.
SDTI (DAC)
DSP Mode
BICK
≥
32fs
≥
32fs
≥
32fs
≥
32fs
Figure
Table 18
Figure 28
Figure 29
Figure 30
(default)
Figure
0
0
Figure 24
(default)
0
1
Figure 25
1
0
Figure 26
0
0
1
1
Figure 27
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4650 | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| AK4650VG | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| AK4651 | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4651VG | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4665A | 20-Bit Stereo CODEC with MIC/HP-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4649 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit Stereo CODEC with MIC/SPK-AMP |
| AK4649ECB | 制造商:AKM 制造商全稱:AKM 功能描述:24bit Stereo CODEC with MIC/SPK-AMP |
| AK4649VN | 功能描述:IC CODEC AUDIO 32QFN 制造商:akm semiconductor inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):初步 類型:音頻 數(shù)據(jù)接口:I2C 分辨率（位）:24 b ADC/DAC 數(shù):1 / 1 三角積分:- 信噪比，ADC/DAC（db）（典型值）:- 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤 供應(yīng)商器件封裝:32-QFN（5x5） 標準包裝:1,000 |
| AK4650 | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| AK4650VG | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。