參數(shù)資料
型號: AK4648EC
廠商: Asahi Kasei Microsystems Co.,Ltd
元件分類: Codec
英文描述: Stereo CODEC with MIC/HP/SPK-AMP
中文描述: 立體聲編解碼器麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷
文件頁數(shù): 109/119頁
文件大?。?/td> 1272K
代理商: AK4648EC
[AK4648]
MS0625-E-01
2007/06
- 109 -
Speaker-amp Output
FS3-0 bits
(Addr:05H, D5&D2-0)
DVL/R7-0 bits
(Addr:0AH&0DH, D7-0)
PMDAC bit
(Addr:00H, D2)
PMSPL/R bits
(Addr:00H, D7,D4)
1,111
X,XXX
18H
XXH
SPLP pin
SPRP pin
Normal Output
SPPSN bit
(Addr:02H, D7)
Hi-Z
Hi-Z
SPLN pin
SPRN pin
Normal Output
Hi-Z
Hi-Z
HVDD/2
HVDD/2
(1)
(9)
X
0
(7)
ALC bit
(Addr:07H, D5)
(11)
(12)
(15)
(13)
DACS bit
(Addr:02H, D5)
(14)
001
000
(3)
SPKG2-0 bits
(Addr:03H, D4-3, D1)
IVL/R7-0 bits
(Addr:09H&0CH, D7-0)
E1H
91H
(8)
(2)
(6)
ALC Control 1
(Addr:06H)
XXH
3CH
(4)
ALC Control 2
(Addr:08H)
XXH
C1H
(5)
ALC Control 3
(Addr:0BH)
XXH
00H
PMMIN bit
(Addr:00H, D5)
SPKMN bit
(Addr:21H, D6)
0
X
(10)
Example:
PLL Master Mode
Audio I/F Format: MSB justified (ADC & DAC)
Sampling Frequency: 44.1kHz
ALC: Enable, Stereo SPKMode
(2) Addr:02H, Data:20H
(7) Addr:07H, Data:20H
(1) Addr:05H, Data:27H
(9) Addr:0AH & 0DH, Data:28H
(11) Addr:00H, Data:F4H
(12) Addr:02H, Data:A0H
(13) Addr:02H, Data:20H
Playback
(14) Addr:02H, Data:00H
(15) Addr:00H, Data:40H
(3) Addr:03H, Data:08H
(8) Addr:09H & 0CH, Data:91H
(4) Addr:06H, Data:3CH
(5) Addr:08H, Data:E1H
(6) Addr:0BH, Data:00H
(10) Addr:21H, Data:40H
Figure 77. Speaker-Amp Output Sequence
<Example>
At first, clocks should be supplied according to “Clock Set Up” sequence.
(1)
Set up a sampling frequency (FS3-0 bits). When the AK4648 is PLL mode, DAC and Speaker-Amp should be
powered-up in consideration of PLL lock time after a sampling frequency is changed.
(2)
Set up the path of “DAC
SPK-Amp”: DACS bit = “0”
“1”
(3)
SPK-Amp gain setting: SPKG2-0 bits = “000”
“001”
(4)
Set up Timer Select for ALC (Addr: 06H)
(5)
Set up REF value for ALC (Addr: 08H)
(6)
Set up LMTH1 and RGAIN1 bits (Addr: 0BH)
(7)
Set up LMTH0, RGAIN0, LMAT1-0 and ALC bits (Addr: 07H)
When PMADL or PMADR bit is “1”, ALC for DAC path is disabled.
(8)
Set up the input digital volume (Addr: 09H and 0CH)
When PMADL = PMADR bits = “0”, IVL7-0 and IVR7-0 bits should be set to “91H”(0dB).
(9)
Set up the output digital volume (Addr: 0AH and 0DH).
When DVOLC bit is “1” (default), DVL7-0 bits (Addr=0AH) set the volume of both channels. After DAC is
powered-up, the digital volume changes from default value (0dB) to the register setting value by the soft
transition.
(10)
Set up Speaker Output Mode: SPKMN bit: “0”
“1” (Stereo SPK Mode)
SPKMN bit should be set to “0” in Mono SPK Mode or High Power Mono SPK Mode.
相關(guān)PDF資料
PDF描述
AK4650 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC
AK4650VG 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC
AK4651 16Bit ツヒ CODEC with MIC/HP/SPK-AMP
AK4651VG 16Bit ツヒ CODEC with MIC/HP/SPK-AMP
AK4665A 20-Bit Stereo CODEC with MIC/HP-AMP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4649 制造商:AKM 制造商全稱:AKM 功能描述:24bit Stereo CODEC with MIC/SPK-AMP
AK4649ECB 制造商:AKM 制造商全稱:AKM 功能描述:24bit Stereo CODEC with MIC/SPK-AMP
AK4649VN 功能描述:IC CODEC AUDIO 32QFN 制造商:akm semiconductor inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):初步 類型:音頻 數(shù)據(jù)接口:I2C 分辨率(位):24 b ADC/DAC 數(shù):1 / 1 三角積分:- 信噪比,ADC/DAC(db)(典型值):- 動態(tài)范圍,ADC/DAC(db)(典型值):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤 供應(yīng)商器件封裝:32-QFN(5x5) 標(biāo)準(zhǔn)包裝:1,000
AK4650 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC
AK4650VG 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC