- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4648EC (Asahi Kasei Microsystems Co.,Ltd) Stereo CODEC with MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4648EC |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | Stereo CODEC with MIC/HP/SPK-AMP |
| 中文描述： | 立體聲編解碼器麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁(yè)數(shù)： | 114/119頁(yè) |
| 文件大小： | 1272K |
| 代理商： | AK4648EC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
[AK4648]
MS0625-E-01
2007/06
- 114 -
■
Stereo Line Output
FS3-0 bits
(Addr:05H, D5&D2-0)
DVL/R7-0 bits
(Addr:0AH&0DH, D7-0)
PMDAC bit
(Addr:00H, D2)
PMLO bit
(Addr:00H, D3)
1,111
0,000
18H
28H
LOUT pin
ROUT pin
(1)
(4)
(5)
(2)
DACL bit
(Addr:02H, D4)
(10)
Normal Output
(7)
LOPS bit
(Addr:03H, D6)
(6)
>300 ms
(8)
(9)
>300 ms
(11)
IVL/R7-0 bits
(Addr:09H&0CH, D7-0)
E1H
91H
(3)
PMMIN bit
(Addr:00H, D5)
Example:
PLL, Master Mode
Audio I/F Format :MSB justified (ADC & DAC)
Sampling Frequency: 44.1kHz
Digital Volume:
8dB
LOVL=MINL bits = “0”
(1) Addr:05H, Data:27H
(2) Addr:02H, Data:10H
(4) Addr:0AH&0DH, Data:28H
(5) Addr:03H, Data:40H
(6) Addr:00H, Data:6CH
(7) Addr:03H, Data:00H
Playback
(8) Addr:03H, Data:40H
(9) Addr:00H, Data:40H
(10) Addr:02H, Data:00H
(11) Addr:03H, Data:00H
(3) Addr:09H&0CH, Data:91H
Figure 80. Stereo Lineout Sequence
<Example>
At first, clocks should be supplied according to “Clock Set Up” sequence.
(1)
Set up the sampling frequency (FS3-0 bits). When the AK4648 is PLL mode, DAC and Stereo Line-Amp
should be powered-up in consideration of PLL lock time after the sampling frequency is changed.
(2)
Set up the path of “DAC
Stereo Line Amp”: DACL bit = “0”
“1”
(3)
Set up the input digital volume (Addr: 09H and 0CH)
When PMADL = PMADR bits = “0”, IVL7-0 and IVR7-0 bits should be set to “91H”(0dB).
(4)
Set up the output digital volume (Addr: 0AH and 0DH)
When DVOLC bit is “1” (default), DVL7-0 bits set the volume of both channels. After DAC is powered-up,
the digital volume changes from default value (0dB) to the register setting value by the soft transition.
(5)
Enter power-save mode of Stereo Line Amp: LOPS bit = “0”
“1”
(6)
Power-up DAC, MIN-Amp and Stereo Line-Amp: PMDAC = PMMIN = PMLO bits = “0”
→
“1”
The DAC enters an initialization cycle that starts when the PMDAC bit is changed from “0” to “1” at PMADL
and PMADR bits are “0”. The initialization cycle time is 1059/fs=24ms@fs=44.1kHz. During the
initialization cycle, the DAC input digital data of both channels are internally forced to a 2's complement, “0”.
The DAC output reflects the digital input data after the initialization cycle is complete. When PMADL or
PMADR bit is “1”, the DAC does not require an initialization cycle. When ALC bit is “1”, ALC is disable
(ALC gain is set by IVL/R7-0 bits) during an initialization cycle (1059/fs=24ms@fs=44.1kHz). After the
initialization cycle, ALC operation starts from the gain set by IVL/R7-0 bits.
LOUT and ROUT pins rise up to VCOM voltage after PMLO bit is changed to “1”. Rise time is 300ms(max.)
at C=1
μ
F and AVDD=3.3V.
(7)
Exit power-save mode of Stereo Line-Amp: LOPS bit = “1”
“0”
LOPS bit should be set to “0” after LOUT and ROUT pins rise up. Stereo Line-Amp goes to normal operation
by setting LOPS bit to “0”.
(8)
Enter power-save mode of Stereo Line-Amp: LOPS bit: “0”
“1”
(9)
Power-down DAC, MIN-Amp and Stereo Line-Amp: PMDAC = PMMIN = PMLO bits = “1”
→
“0”
LOUT and ROUT pins fall down to VSS1. Fall time is 300ms(max.) at C=1
μ
F and AVDD=3.3V.
(10)
Disable the path of “DAC
Stereo Line-Amp”: DACL bit = “1”
“0”
(11)
Exit power-save mode of Stereo Line-Amp: LOPS bit = “1”
“0”
LOPS bit should be set to “0” after LOUT and ROUT pins fall down.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4650 | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| AK4650VG | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| AK4651 | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4651VG | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4665A | 20-Bit Stereo CODEC with MIC/HP-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4649 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit Stereo CODEC with MIC/SPK-AMP |
| AK4649ECB | 制造商:AKM 制造商全稱:AKM 功能描述:24bit Stereo CODEC with MIC/SPK-AMP |
| AK4649VN | 功能描述:IC CODEC AUDIO 32QFN 制造商:akm semiconductor inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):初步 類型:音頻 數(shù)據(jù)接口:I2C 分辨率（位）:24 b ADC/DAC 數(shù):1 / 1 三角積分:- 信噪比，ADC/DAC（db）（典型值）:- 動(dòng)態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤 供應(yīng)商器件封裝:32-QFN（5x5） 標(biāo)準(zhǔn)包裝:1,000 |
| AK4650 | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| AK4650VG | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。