- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385090 > AK4343EN (Asahi Kasei Microsystems Co.,Ltd) Stereo DAC with HP/RCV/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4343EN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | Stereo DAC with HP/RCV/SPK-AMP |
| 中文描述： | 立體聲DAC惠普/垃圾車/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 32/98頁 |
| 文件大?。?/td> | 851K |
| 代理商： | AK4343EN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
ASAHI KASEI
[AK4343]
MS0478-E-01
2006/10
- 32 -
System Reset
Upon power-up, the AK4343 should be reset by bringing the PDN pin = “L”. This ensures that all internal registers reset
to their initial values.
The DAC enters an initialization cycle that starts when the PMDAC bit is changed from “0” to “1”. The initialization
cycle time is 1059/fs=24ms@fs=44.1kHz. During the initialization cycle, the DAC input digital data of both channels are
internally forced to a 2’s compliment, “0”. The DAC output reflects the digital input data after the initialization cycle is
complete.
Audio Interface Format
Four types of data formats are available and are selected by setting the DIF1-0 bits (seeTable 17). In all modes, the serial
data is MSB first, 2’s complement format. Audio interface formats can be used in both master and slave modes. LRCK
and BICK are output from the AK4343 in master mode, but must be input to the AK4343 in slave mode.
Mode
DIF1 bit
DIF0 bit
SDTI (DAC)
0
0
0
DSP Mode
1
0
1
LSB justified
2
1
0
MSB justified
3
1
1
I
2
S compatible
Table 17. Audio Interface Format
In modes 1, 2 and 3, the SDTI is latched on the rising edge (“
↑
”) of BICK.
In Modes 0 (DSP mode), the audio I/F timing is changed by BCKP and MSBS bits (Table 18).
DIF1
DIF0
MSBS
BCKP
Audio Interface Format
MSB of SDTI is latched by the falling edge (“
↓
”) of the BICK
just after the rising edge (“
↑
”) of the first BICK after the rising
edge (“
↑
”) of LRCK.
MSB of SDTI is latched by the rising edge (“
↑
”) of the BICK
just after the falling edge (“
↓
”) of the first BICK after the rising
edge (“
↑
”) of LRCK.
MSB of SDTI is latched by the 2nd falling edge (“
↓
”) of the
BICK after the rising edge (“
↑
”) of LRCK.
MSB of SDTI is latched by the 2nd rising edge (“
↑
”) of the
BICK after the rising edge (“
↑
”) of LRCK..
Table 18. Audio Interface Format in Mode 0
BICK
≥
32fs
≥
32fs
≥
32fs
≥
32fs
Figure
Table 18
Figure 28
Figure 29
Figure 30
Default
Figure
0
0
Figure 24
Default
0
1
Figure 25
1
0
Figure 26
0
0
1
1
Figure 27
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4345 | 100dB 96kHz 24-Bit Stereo 3.3V ツヒ DAC with DIT |
| AK4345ET | 100dB 96kHz 24-Bit Stereo 3.3V ツヒ DAC with DIT |
| AK4346 | 3.3V 192kHz 24-Bit 6-Channel DAC |
| AK4346EF | 3.3V 192kHz 24-Bit 6-Channel DAC |
| AK4346VF | 3.3V 192kHz 24-Bit 6-Channel DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4343VNP-L | 制造商:AKM Semiconductor Inc 功能描述:AK4343VNP-L |
| AK4344 | 制造商:AKM 制造商全稱:AKM 功能描述:100dB 96kHz 24-Bit Stereo 3.3V ツヒ DAC |
| AK4344_10 | 制造商:AKM 制造商全稱:AKM 功能描述:100dB 96kHz 24-Bit Stereo 3.3V ΔΣ DAC |
| AK4344ET | 制造商:AKM 制造商全稱:AKM 功能描述:100dB 96kHz 24-Bit Stereo 3.3V ΔΣ DAC |
| AK4345 | 制造商:AKM 制造商全稱:AKM 功能描述:100dB 96kHz 24-Bit Stereo 3.3V ツヒ DAC with DIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。