參數資料
型號： ADV7393EBZ
廠商： Analog Devices, Inc.
英文描述： Low Power, Chip Scale 10-Bit SD/HD Video Encoder
中文描述： 低功耗，芯片尺寸10位標清/高清視頻編碼器
文件頁數： 70/96頁
文件大?。?/td> 1209K
代理商： ADV7393EBZ
ADV7390/ADV7391/ADV7392/ADV7393
APPENDIX 3–SD CLOSED CAPTIONING
Subaddress 0x91 to Subaddress 0x94
The ADV739x supports closed captioning conforming to the
standard television synchronizing waveform for color
transmission. When enabled, closed captioning is transmitted
during the blanked active line time of Line 21 of the odd fields
and Line 284 of the even fields. Closed captioning can be
enabled using Subaddress 0x83, Bits[6:5].
Closed captioning consists of a 7-cycle sinusoidal burst that is
frequency and phase-locked to the caption data. After the clock
run-in signal, the blanking level is held for two data bits and is
followed by a Logic 1 start bit. Sixteen bits of data follow the start
bit. The data consists of two 8-bit bytes (seven data bits, and one
odd parity bit per byte). The data for these bytes is stored in SD
closed captioning registers (Subaddress 0x93 to Subaddress 0x94).
The ADV739x also supports the extended closed captioning
operation, which is active during even fields and encoded on
Line 284. The data for this operation is stored in SD closed
captioning registers (Subaddress 0x91 to Subaddress 0x92).
The ADV739x automatically generates all clock run-in signals
and timing that support closed captioning on Line 21 and Line 284.
Rev. 0 | Page 70 of 96
All pixels inputs are ignored on Line 21 and Line 284 if closed
captioning is enabled.
The FCC Code of Federal Regulations (CFR) Title 47 Section
15.119 and EIA-608 describe the closed captioning information
for Line 21 and Line 284.
The ADV739x uses a single buffering method. This means that
the closed captioning buffer is only 1-byte deep. Therefore,
there is no frame delay in outputting the closed captioning data
unlike other 2-byte deep buffering systems. The data must be
loaded one line before it is output on Line 21 and Line 284. A
typical implementation of this method is to use VSYNC to
interrupt a microprocessor, which in turn loads the new data
(2 bytes) in every field. If no new data is required for transmis-
sion, 0s must be inserted in both data registers; this is called
nulling. It is also important to load control codes, all of which
are double bytes, on Line 21. Otherwise, a TV does not recognize
them. If there is a message such as “Hello World” that has an
odd number of characters, it is important to add a blank
character at the end to make sure that the end-of-caption,
2-byte control code lands in the same field.
D0 TO D6
D0 TO D6
10.5 ± 0.25μs
12.91μs
7 CYCLES OF
0.5035MHz
CLOCK RUN-IN
REFERENCE COLOR BURST
(9 CYCLES)
FREQUENCY = F
= 3.579545MHz
AMPLITUDE = 40 IRE
10.003μs
50 IRE
40 IRE
27.382μs
33.764μs
BYTE 1
BYTE 0
TWO 7-BIT + PARITY
ASCII CHARACTERS
(DATA)
S
T
A
R
T
P
A
R
I
T
Y
P
A
R
I
T
Y
0
Figure 101. SD Closed Captioning Waveform, NTSC
相關PDF資料
PDF描述
ADV7400AKSTZ-80 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
ADV7400AKSTZ-801 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
ADV7400ABSTZ-1101 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
ADV7400AKSTZ-110 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
ADV7400AKSTZ-1101 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
相關代理商/技術參數
參數描述
ADV7393WBCPZ 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Trays
ADV7393WBCPZ-REEL 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Tape and Reel
ADV73946603 制造商:LG Corporation 功能描述:Frame Assembly
ADV73946604 制造商:LG Corporation 功能描述:Frame Assembly
ADV73946902 制造商:LG Corporation 功能描述:Frame Assembly
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*