- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374048 > ADV7393EBZ (Analog Devices, Inc.) Low Power, Chip Scale 10-Bit SD/HD Video Encoder PDF資料下載
參數(shù)資料
| 型號： | ADV7393EBZ |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| 中文描述： | 低功耗，芯片尺寸10位標清/高清視頻編碼器 |
| 文件頁數(shù)： | 27/96頁 |
| 文件大?。?/td> | 1209K |
| 代理商： | ADV7393EBZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
ADV7390/ADV7391/ADV7392/ADV7393
Table 15. Register 0x0B to Register 0x17
SR7 to
SR0
Register
0x0B
DAC 1, DAC 2,
DAC 3 Output
Level
Rev. 0 | Page 27 of 96
Bit Description
Positive Gain to DAC Output Voltage.
Bit Number
4
0
0
0
…
1
0
0
0
0
…
1
0
0
Register Setting
0%
+0.018%
+0.036%
… …
1
+7.382%
0
+7.5%
0
7.5%
1
7.382%
0
7.364%
… …
1
0.018%
0
DAC 1 low power disabled
1
DAC 1 low power enabled
DAC 2 low power disabled
DAC 2 low power enabled
DAC 3 low power disabled
DAC 3 low power enabled
SD = 16×, ED = 8×
SD = 8×, ED = 4×
0
Cable detected on DAC 1
1
DAC 1 unconnected
Cable detected on DAC 2
DAC 2 unconnected
DAC auto power-down
disable
DAC auto power-down
enable
x
Read only
Reset
Value
0x00
7
0
0
0
…
0
0
1
1
1
…
1
0
6
0
0
0
…
0
1
1
1
0
…
1
0
5
0
0
0
…
1
0
0
0
0
…
1
0
3
0
0
0
…
1
0
0
0
0
…
1
0
1
0
2
0
0
0
…
1
0
0
0
0
…
1
0
1
0
1
0
0
1
…
1
0
0
0
1
…
1
0
1
0
1
0
0
1
0
Negative Gain to DAC Output
Voltage.
0x00
DAC 1 Low Power Mode.
DAC 2 Low Power Mode.
DAC 3 Low Power Mode.
SD/ED Oversample Rate Select.
0x0D
DAC Power
Mode
Reserved.
DAC 1 Cable Detect.
Read Only.
DAC 2 Cable Detect.
Read Only.
Reserved.
Unconnected DAC auto power-down.
0x00
1
0x10
Cable Detection
Reserved.
P[7:0] Readback (ADV7390/ADV7391).
0
x
0
x
0
x
x
x
x
x
0x13
Pixel Port
Readback A
1
P[15:8] Readback (ADV7392/ADV7393).
0xXX
0x14
Pixel Port
Readback B
1
Control Port
Readback
1
P[7:0] Readback (ADV7392/ADV7393).
x
x
x
x
x
x
x
x
Read only
0xXX
Reserved.
VSYNC Readback.
HSYNC Readback.
SFL/MISO Readback.
Reserved.
Reserved.
Software Reset.
x
x
x
x
x
x
x
0
1
x
0
0xXX
0x16
Read only
Writing a 1 resets the
device; this is a self-
clearing bit
0x00
0x17
Software Reset
Reserved.
0
0
0
0
0
0
1
For correct operation, Subaddress 0x01[6:4] must equal the default value of 000.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7400AKSTZ-80 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-801 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400ABSTZ-1101 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-110 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-1101 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7393WBCPZ | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Trays |
| ADV7393WBCPZ-REEL | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Tape and Reel |
| ADV73946603 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73946604 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73946902 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復。