- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375269 > ADV7188 (Analog Devices, Inc.) Multiformat SDTV Video Decoder with Fast Switch Overlay Support PDF資料下載
參數(shù)資料
| 型號： | ADV7188 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat SDTV Video Decoder with Fast Switch Overlay Support |
| 中文描述： | 標清多格式視頻解碼器支持快速開關重疊 |
| 文件頁數(shù)： | 57/112頁 |
| 文件大?。?/td> | 943K |
| 代理商： | ADV7188 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
ADV7188
CGMS or WSS:
The user can select between triggering an
interrupt request each time sliced data is available or triggering
an interrupt request only when the sliced data has changed.
Selection is made via the WSS_CGMS_CB_CHANGE bit.
Rev. 0 | Page 57 of 112
Gemstar, PDC, VPS, or UTC
: The user can select between
triggering an interrupt request each time sliced data is available
or triggering an interrupt request only when the sliced data has
changed. Selection is made via the GS_VPS_PDC_UTC_
CB_CHANGE bit.
The sequence for the interrupt-based reading of the VDP I
2
C
data registers is the following for the CCAP standard.
1.
User unmasks CCAP interrupt mask bit (0x50 Bit 0, User
Sub Map = 1). CCAP data occurs on the incoming video.
VDP slices CCAP data and places it in the VDP readback
registers.
The VDP CCAP available bit goes high and the VDP
module signals to the interrupt controller to stimulate an
interrupt request (for CCAP in this case).
The user reads the interrupt status bits (User Sub Map) and
sees that new CCAP data is available (0x4E Bit 0, User Sub
Map = 1).
The user writes 1 to the CCAP interrupt clear bit (0x4F Bit
0, User Sub Map = 1) in the Interrupt I
2
C space (this is a
self-clearing bit). This clears the interrupt on the INTRQ
pin but does NOT have an effect in the VDP I
2
C area.
The user reads the CCAP data from the VDP I
2
C area.
The user writes to a bit, CC_CLEAR in the VDP_STATUS
[0] register (0x78 Bit 0 User Sub Map = 1), to signify the
CCAP data has been read (=> the VDP CCAP can be
updated at the next occurrence of CCAP).
Back to step 2.
2.
3.
4.
5.
6.
7.
Interrupt Mask Register Details
The following bits set the interrupt mask on the signal from the
VDP VBI data slicer.
VDP_CCAPD_MSKB Address 0x50 [0], User Sub Map
0 (default)—Disables interrupt on VDP_CCAPD_Q signal.
1—Enables interrupt on VDP_CCAPD_Q signal.
VDP_CGMS_WSS_CHNGD_MSKB Address 0x50 [2], User
Sub Map
0 (default)—Disables interrupt on
VDP_CGMS_WSS_CHNGD_Q signal.
1—Enables interrupt on VDP_CGMS_WSS_CHNGD_Q
signal.
VDP_GS_VPS_PDC_UTC_CHNG_MSKB Address 0x50 [4],
User Sub Map
0 (default)—Disables interrupt on
VDP_GS_VPS_PDC_UTC_CHNG_Q signal.
1—Enables interrupt on VDP_GS_VPS_PDC_UTC_CHNG_Q
signal.
VDP_VITC_MSKB Address 0x50 [6], User Sub Map
0 (default)—Disables interrupt on VDP_VITC_Q signal.
1—Enables interrupt on VDP_VITC_Q signal.
Interrupt Status Register Details
The following read-only bits contain data detection information
from the VDP module from the time the status bit has been last
cleared or unmasked.
VDP_CCAPD_Q Address 0x4E [0], User Sub Map
0 (default)—CCAP data has not been detected.
1—CCAP data has been detected.
VDP_CGMS_WSS_CHNGD_Q Address 0x4E [2], User Sub
Map
0 (default)—CGMS or WSS data has not been detected.
1—CGM or WSS data has been detected.
VDP_GS_VPS_PDC_UTC_CHNG_Q Address 0x4E [4], User
Sub Map
0 (default)—Gemstar, PDC, UTC, or VPS data has not been
detected.
1—Gemstar, PDC, UTC, or VPS data has been detected.
VDP_VITC_Q Address 0x4E [6], User Sub Map, read only
0 (default)—VITC data has not been detected.
1—VITC data has been detected.
Interrupt Status Clear Register Details
It is not necessary to write 0 to these write-only bits as they
automatically reset when they are set (self-clearing).
VDP_CCAPD_CLR Address 0x4F [0], User Sub Map
1—Clears VDP_CCAP_Q bit.
VDP_CGMS_WSS_CHNGD_CLR Address 0x4F [2], User
Sub Map
1—Clears VDP_CGMS_WSS_CHNGD_Q bit.
VDP_GS_VPS_PDC_UTC_CHNG_CLR Address 0x4F [4],
User Sub Map
1—Clears VDP_GS_VPS_PDC_UTC_CHNG_Q bit.
VDP_VITC_CLR Address 0x4F [6], User Sub Map
1—Clears VDP_VITC_Q bit.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7189B | Multiformat SDTV Video Decoder |
| ADV7189BBSTZ268H | Multiformat SDTV Video Decoder |
| ADV7189BKSTZ10F | Multiformat SDTV Video Decoder |
| ADV7189 | Multiformat SDTV Video Decoder |
| ADV7189KST | Multiformat SDTV Video Decoder |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7188BSTZ | 功能描述:IC DECODER VID MULTIFORM 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7189 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189B | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189BBSTZ | 功能描述:IC VIDEO DECODER SDTV 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7189BBSTZ268H | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復。