- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1899 > ADSP-21371BSWZ-2B (Analog Devices Inc)IC DSP 32BIT 266MHZ 208-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21371BSWZ-2B |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/48頁 |
| 文件大小： | 0K |
| 描述： | IC DSP 32BIT 266MHZ 208-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | DAI，DPI |
| 時鐘速率： | 266MHz |
| 非易失內(nèi)存： | ROM（512 kB） |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-LQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 208-LQFP-EP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADSP-21371
Figure 3 shows core to CLKIN ratios of 6:1, 16:1, and 32:1 with
external oscillator or crystal. Note that more ratios are possible
and can be set through software using the power management
TIMING SPECIFICATIONS
The ADSP-21371’s internal clock (a multiple of CLKIN) pro
vides the clock signal for timing internal memory, processor
core, and serial ports. During reset, program the ratio between
the processor’s internal clock frequency and external (CLKIN)
clock frequency with the CLKCFG1–0 pins (see Table 8 on
Page 14). To determine switching frequencies for the serial
ports, divide down the internal clock, using the programmable
divider control of each port (DIVx for the serial ports).
The ADSP-21371’s internal clock switches at higher frequencies
than the system input clock (CLKIN). To generate the internal
clock, the processor uses an internal phase-locked loop (PLL).
This PLL-based clocking minimizes the skew between the sys
tem clock (CLKIN) signal and the processor’s internal clock.
Core clock frequency can be calculated as:
CCLK = 1
tCCLK = fINPUT
(PLLM/PLLD)
÷2
+
–
0
1
INDIV[8]
LOOP
FILTER
VCO
÷1, 2,4,8
N
PLLD[7..6]
DIVEN[9]
0
1
PLLBP[15]
AMP
÷1-64
M
PLLM[5..0]
C
L
K
_
C
F
G
[1
..
0
]
00 =
6
01 =
32
10 =
16
11 =
6
DELAY
4096
CLKIN
CLKOUTEN[12]
BUFF
÷2
0
1
CCLK
100M Hz
266M Hz
PCLK
(IOP)
CLKOUT
or
CORERST
RSTOUT
CLKIN
3.125M H z
66 .7M H z
RESET
XTAL
@BOOT, CLKCFG[]->PLLM[]
160 M H z < VC O_OU T < 800M H z
÷2, 2.5,
3, 3.5, 4
SDRATIO[20..18]
PLL B YP AS S; R e se r v ed
MULTIPLIER
BLOCK
control register (PMCTL). For more information, see the ADSP
2136x SHARC Processor Programming Reference.
to
SDCLK
Figure 3. Core Clock and System Clock Relationship to CLKIN
Note that in the user application, the PLL multiplier value
should be selected in such a way that the VCO frequency falls in
between 160 MHz and 800 MHz. The VCO frequency is calcu
lated as follows:
where:
fVCO = VCO frequency.
PLLM = multiplier value programmed.
PLLD = divider value programmed.
fINPUT = input frequency to the PLL.
fINPUT = CLKIN when the input divider is disabled.
fINPUT = CLKIN/2 when the input divider is enabled.
C
L
K
F
G
[1
..
0
]
Rev. 0
|
Page 17 of 48
|
June 2007
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21469BBCZ-3 | IC DSP 32/40BIT 400MHZ 324BGA |
| ADSP-21479BBCZ-2A | IC DSP SHARC 266MHZ LP 196CSPBGA |
| ADSP-21479KBCZ-3A | IC DSP SHARK 300MHZ 196CSPBGA |
| ADSP-21489BSWZ-3B | IC CCD SIGNAL PROCESSOR 176LQFP |
| ADSP-2171BSTZ-133 | IC DSP CONTROLLER 16BIT 128TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21371BSWZ-2B2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
| ADSP-21371KSWZ-2A | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 266MHz 266MIPS 208-Pin LQFP EP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208LQFP EP - Trays 制造商:Rochester Electronics LLC 功能描述: |
| ADSP-21371KSWZ-2A2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
| ADSP-21371KSWZ-2B | 功能描述:IC DSP 32BIT 266MHZ 208-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21371KSWZ-2B2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。