- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1899 > ADSP-21371BSWZ-2B (Analog Devices Inc)IC DSP 32BIT 266MHZ 208-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21371BSWZ-2B |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 32BIT 266MHZ 208-LQFP |
| 產(chǎn)品培訓模塊： | SHARC Processor Overview |
| 標準包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點 |
| 接口： | DAI，DPI |
| 時鐘速率： | 266MHz |
| 非易失內(nèi)存： | ROM（512 kB） |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-LQFP 裸露焊盤 |
| 供應商設備封裝： | 208-LQFP-EP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADSP-21371
KEY FEATURES—PROCESSOR CORE
At 266 MHz (3.75 ns) core instruction rate, the ADSP-21371
performs 1.596 GFLOPs/533 MMACs
1M bit on-chip, SRAM for simultaneous access by the core
processor and DMA
4M bit on-chip, mask-programmable ROM
Dual data address generators (DAGs) with modulo and bit-
reverse addressing
Zero-overhead looping with single-cycle loop setup, provid
ing efficient program sequencing
Single instruction multiple data (SIMD) architecture
provides:
Two computational processing elements
Concurrent execution
Code compatibility with other SHARC family members at
the assembly level
Parallelism in buses and computational units allows:
Single cycle executions (with or without SIMD) of a mul
tiply operation, an ALU operation, a dual memory read
or write, and an instruction fetch
Transfers between memory and core at a sustained
4.25G bytes/second bandwidth at 266 MHz core instruc
tion rate
INPUT/OUTPUT FEATURES
DMA controller supports:
32 DMA channels for transfers between ADSP-21371 inter
nal memory and a variety of peripherals
32-bit DMA transfers at peripheral clock speed, in parallel
with full-speed processor execution
32-bit wide external port provides glueless connection to
both synchronous (SDRAM) and asynchronous memory
devices
Programmable wait state options: 2 to 31 SDCLK cycles
Delay-line DMA engine maintains circular buffers in exter
nal memory with tap/offset based reads
SDRAM accesses at 133 MHz and asynchronous accesses at
44.4 MHz
4 memory select lines allows multiple external memory
devices
Digital audio interface (DAI) includes eight serial ports, four
precision clock generators, an input data port, an S/PDIF
transceiver, and a signal routing unit
Digital peripheral interface (DPI) includes, two timers, one
UART, and two SPI ports, and a 2-wire interface port
Outputs of PCG’s A and B can be routed through DAI pins
Outputs of PCG's C and D can be driven on to DAI as well as
DPI pins
Eight dual data line serial ports that operate at up to 50 Mbps
on each data line — each has a clock, frame sync, and two
data lines that can be configured as either a receiver or
transmitter pair
TDM support for telecommunications interfaces including
128 TDM channel support for newer telephony interfaces
such as H.100/H.110
Up to 16 TDM stream support, each with 128 channels per
frame
Companding selection on a per channel basis in TDM mode
Input data port, configurable as eight channels of serial data
or seven channels of serial data and up to a 20-bit wide
parallel data channel
Signal routing unit provides configurable and flexible con
nections between the various peripherals and the DAI/DPI
components
2 muxed flag/IRQ lines
1 muxed flag/IRQ /MS pin
1 muxed flag/Timer expired line /MS pin
S/PDIF-compatible digital audio receiver/transmitter sup
ports EIAJ CP-340 (CP-1201), IEC-958, AES/EBU standards
Left-justified, I2S or right-justified serial data input with
16-, 18-, 20- or 24-bit word widths (transmitter)
Pulse-width modulation provides:
16 PWM outputs configured as four groups of four outputs
supports center-aligned or edge-aligned PWM waveforms
ROM based security features include:
JTAG access to memory permitted with a 64-bit key
Protected memory regions that can be assigned to limit
access under program control to sensitive code
PLL has a wide variety of software and hardware multi
plier/divider ratios
Newly introduced “Running Reset” feature that allows a reset
of the processor core and peripherals, but without reset
ting the PLL and SDRAM controller, or performing a boot
Dual voltage: 3.3 V I/O, 1.2 V core
Available in 208-lead MQFP package (see Ordering Guide on
Rev. 0
|
Page 2 of 48
|
June 2007
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21469BBCZ-3 | IC DSP 32/40BIT 400MHZ 324BGA |
| ADSP-21479BBCZ-2A | IC DSP SHARC 266MHZ LP 196CSPBGA |
| ADSP-21479KBCZ-3A | IC DSP SHARK 300MHZ 196CSPBGA |
| ADSP-21489BSWZ-3B | IC CCD SIGNAL PROCESSOR 176LQFP |
| ADSP-2171BSTZ-133 | IC DSP CONTROLLER 16BIT 128TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21371BSWZ-2B2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
| ADSP-21371KSWZ-2A | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 266MHz 266MIPS 208-Pin LQFP EP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208LQFP EP - Trays 制造商:Rochester Electronics LLC 功能描述: |
| ADSP-21371KSWZ-2A2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
| ADSP-21371KSWZ-2B | 功能描述:IC DSP 32BIT 266MHZ 208-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21371KSWZ-2B2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
發(fā)布緊急采購，3分鐘左右您將得到回復。