參數(shù)資料
型號: ADSP-21262SKSTZ200
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 66.67 MHz, OTHER DSP, PQFP144
封裝: LEAD FREE, MS-026BFB, LQFP-144
文件頁數(shù): 28/44頁
文件大?。?/td> 1295K
代理商: ADSP-21262SKSTZ200
Rev. A
|
Page 28 of 44
|
May 2004
ADSP-21262
Table 22. 16-Bit Memory Write Cycle
Parameter
Switching Characteristics
t
ALEW
t
ALERW
t
ADAS
t
ADAH
t
WW
t
ALEHZ
t
DWS
t
DWH
D = (Data Cycle Duration) × t
CCLK
H = t
CCLK
(if a hold cycle is specified, else H = 0)
Min
Max
Unit
ALE Pulse Width
ALE Deasserted to Read/Write Asserted
Address/Data [15:0] Setup Before ALE Deasserted
1
Address/Data [15:0] Hold After ALE Deasserted
1
WR Pulse Width
ALE Deasserted
1
to Address/Data[15:0] In High Z
Address/Data [15:0] Setup Before WR High
Address/Data [15:0] Hold After WR High
2 × t
CCLK
– 2
1 × t
CCLK
– 0.5
2.5 × t
CCLK
– 2.0
0.5 × t
CCLK
– 0.8
D – 2
0.5 × t
CCLK
–0.8
D
0.5 × t
CCLK
– 1.5 + H
ns
ns
ns
ns
ns
ns
ns
ns
0.5t
CCLK
+ 2.0
1
On reset, ALE is an active high cycle. However, it can be reconfigured by software to be active low.
Figure 20. Write Cycle for 16-Bit Memory Timing
VALID ADDRESS
VALID DATA
t
ADAS
AD[15:0]
t
ALEW
ALE
WR
t
WW
RD
t
ADAH
t
DWH
t
DWS
t
ALEHZ
t
ALERW
相關PDF資料
PDF描述
ADSP-21262 SHARC Processor
ADSP-21262SKBC-200 SHARC Processor
ADSP-21262SKBCZ200 SHARC Processor
ADSP-21266 SHARC Embedded Processor
ADSP-21266SKBC-2B SHARC Embedded Processor
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21262SKSTZ200 制造商:Analog Devices 功能描述:IC 32-BIT DSP
ADSP-21266 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor
ADSP-21266_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Embedded Processor
ADSP-21266KSTZ-1C 制造商:Analog Devices 功能描述:- Trays
ADSP-21266KSTZ-2C 制造商:Analog Devices 功能描述:- Trays