參數(shù)資料
型號: ADSP-21262SKSTZ200
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 66.67 MHz, OTHER DSP, PQFP144
封裝: LEAD FREE, MS-026BFB, LQFP-144
文件頁數(shù): 21/44頁
文件大?。?/td> 1295K
代理商: ADSP-21262SKSTZ200
ADSP-21262
Rev. A
|
Page 21 of 44
|
May 2004
Timer PWM_OUT Cycle Timing
The following timing specification applies to Timer[2:0] in
PWM_OUT (pulse width modulation) mode. Timer signals are
routed to the DAI_P[20:1] pins through the SRU. Therefore, the
timing specifications provided below are valid at the
DAI_P[20:1] pins.
Timer WDTH_CAP Timing
The following timing specification applies to Timer[2:0] in
WDTH_CAP (pulse width count and capture) mode. Timer sig-
nals are routed to the DAI_P[20:1] pins through the SRU.
Therefore, the timing specifications provided below are valid at
the DAI_P[20:1] pins.
Table 14. Timer[2:0] PWM_OUT Timing
Parameter
Switching Characteristic
t
PWMO
Min
Max
Unit
Timer[2:0] Pulse Width Output
2 t
CCLK
– 1
2(2
31
– 1) t
CCLK
ns
Figure 12. Timer[2:0] PWM_OUT Timing
DAI_P[20:1]
(TIMER[2:0])
t
PWMO
Table 15. Timer[2:0] Width Capture Timing
Parameter
Timing Requirement
t
PWI
Min
Max
Unit
Timer[2:0] Pulse Width
2 t
CCLK
2(2
31
– 1) t
CCLK
ns
Figure 13. Timer[2:0] Width Capture Timing
DAI_P[20:1]
(TIMER[2:0])
t
PWI
相關(guān)PDF資料
PDF描述
ADSP-21262 SHARC Processor
ADSP-21262SKBC-200 SHARC Processor
ADSP-21262SKBCZ200 SHARC Processor
ADSP-21266 SHARC Embedded Processor
ADSP-21266SKBC-2B SHARC Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21262SKSTZ200 制造商:Analog Devices 功能描述:IC 32-BIT DSP
ADSP-21266 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor
ADSP-21266_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Embedded Processor
ADSP-21266KSTZ-1C 制造商:Analog Devices 功能描述:- Trays
ADSP-21266KSTZ-2C 制造商:Analog Devices 功能描述:- Trays