參數(shù)資料
型號(hào)： ADSP-21261SKSTZ150
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 12/44頁(yè)
文件大?。?/td> 0K
描述： IC DSP 32BIT 150MHZ 144LQFP
產(chǎn)品培訓(xùn)模塊： SHARC Processor Overview
標(biāo)準(zhǔn)包裝： 60
系列： SHARC®
類型： 浮點(diǎn)
接口： DAI，SPI
時(shí)鐘速率： 150MHz
非易失內(nèi)存： ROM（384 kB）
芯片上RAM： 128kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.20V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 144-LQFP
供應(yīng)商設(shè)備封裝： 144-LQFP（20x20）
包裝： 托盤(pán)
Rev. 0
|
Page 2 of 44
|
March 2006
ADSP-21261
ADDITIONAL KEY FEATURES
1M bit on-chip dual-ported SRAM (0.5M bit block 0, 0.5M bit
block 1) for simultaneous access by core processor and
DMA
3M bit on-chip dual-ported mask-programmable ROM
(1.5M bit in block 0 and 1.5M bit in block 1)
Dual data address generators (DAGs) with modulo and bit-
reverse addressing
Zero-overhead looping with single-cycle loop setup,
providing efficient program sequencing
Single-instruction, multiple-data (SIMD) architecture
provides:
Two computational processing elements
Concurrent execution—each processing element executes
the same instruction, but operates on different data
Parallelism in buses and computational units allows single
cycle executions (with or without SIMD) of a multiply
operation; an ALU operation; a dual memory read or
write; and an instruction fetch
Accelerated FFT butterfly computation through a multiply
with add and subtract instruction
DMA controller supports:
18 zero-overhead DMA channels for transfers between the
ADSP-21261 internal memory and serial ports (eight),
the input data port (IDP) (eight), the SPI-compatible port
(one), and the parallel port (one)
32-bit background DMA transfers at core clock speed, in
parallel with full-speed processor execution
JTAG background telemetry for enhanced emulation
features
IEEE 1149.1 JTAG standard test access port and on-chip
emulation
Dual voltage: 3.3 V I/O, 1.2 V core
Available in 136-ball BGA and 144-lead LQFP packages
Also available in lead-free packages
Digital applications interface includes four serial ports, two
precision clock generators, an input data port, three pro-
grammable timers, and a signal routing unit
Asynchronous parallel/external port provides:
Access to asynchronous external memory
16 multiplexed address/data lines that can support 24-bit
address external address range with 8-bit data or 16-bit
address external address range with 16-bit data
50M byte/s transfer rate for 150 MHz core rate
256 word page boundaries
External memory access in a dedicated DMA channel
8-bit to 32-bit and 16-bit to 32-bit word packing options
Programmable wait state options: 2 to 31 CCLK
Serial ports provide:
Four dual data line serial ports that operate at up to
37.5M bit/s for a 150 MHz core on each data line—each
has a clock, frame sync, and two data lines that can be
configured as either a receiver or transmitter pair
Left-justified sample-pair and I2S support, programmable
direction for up to 16 simultaneous receive or transmit
channels using two I2S-compatible stereo devices per
serial port
TDM support for telecommunications interfaces including
128 TDM channel support for newer telephony inter-
faces such as H.100/H.110
Up to 12 TDM stream support, each with 128 channels
per frame
Companding selection on a per channel basis in TDM mode
Input data port provides an additional input path to the
SHARC core configurable as either eight channels of I
2S or
serial data or as seven channels plus a single 20-bit wide
synchronous parallel data acquisition port
Supports receive audio channel data in I
2S, left-justified
sample pair, or right-justified mode
Signal routing unit (SRU) provides configurable and flexible
connections between all DAI components, four serial
ports, two precision clock generators, three timers, an
input data port/parallel data acquisition port, 10 inter-
rupts, six flag inputs, six flag outputs, and 20 SRU I/O pins
(DAI_Px)
Serial peripheral interface (SPI)
Master or slave serial boot through SPI
Full-duplex operation
Master-slave mode multimaster support
Open-drain outputs
Programmable baud rates, clock polarities, and phases
3 Muxed Flag/IRQ lines
1 Muxed Flag/Timer expired line
ROM-based security features:
JTAG access to memory permitted with a 64-bit key
Protected memory regions that can be assigned to limit
access under program control to sensitive code
PLL has a wide variety of software and hardware multi-
plier/divider ratios
相關(guān)PDF資料
PDF描述
ADSP-BF531SBBCZ4RL IC DSP CTLR 16BIT 400MHZ 160-CSP
MAX6504UKP005+T IC TEMP SWITCH SOT23-5
TPSB476K010A0250 CAP TANT 47UF 10V 10% 1210
TPSB476K006H0500 CAP TANT 47UF 6.3V 10% 1210
VI-B63-EU-B1 CONVERTER MOD DC/DC 24V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21262 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21262_05 制造商:AD 制造商全稱:Analog Devices 功能描述:Embedded Processor
ADSP-21262KSTZ200 制造商:Analog Devices 功能描述:- Trays
ADSP-21262SBBC-150 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán)
ADSP-21262SBBCZ150 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*