- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373975 > ADATE207BBPZ (ANALOG DEVICES INC) Quad Pin Timing Formatter PDF資料下載
參數(shù)資料
| 型號(hào)： | ADATE207BBPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 消費(fèi)家電 |
| 英文描述： | Quad Pin Timing Formatter |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | ROHS COMPLIANT, MO-192-BAL-2, LBGA-256 |
| 文件頁(yè)數(shù)： | 7/36頁(yè) |
| 文件大?。?/td> | 374K |
| 代理商： | ADATE207BBPZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
ADATE207
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Rev. 0 | Page 7 of 36
ADATE207
PATTERN DATA
PERIOD DATA
COMPARE FAILS
RECEIVE DATA
CH3 DCL I/F
CH2 DCL I/F
CH1 DCL I/F
CH0 DCL I/F
COMMAND/
STATUS BUS
TIME
MEASUREMENT
0
Figure 5. Connection Overview Diagram
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
2
4
6
8
10
12
14
16
18
20
1
3
5
7
9
11
13
15
17
19
BOTTOM
VIEW
(Not to Scale)
ADATE207
0
Figure 6. Ball Grid Array
Table 7. Pin Function Descriptions
Pin No.
B4, A4, C5, D6
Mnemonic
PAT_MASK[3:0]
Input/Output
1
I
Type
LVCMOS25
Description
Mask Failures. Used to mask failures on D3,
D2, D1 and D0 edges, respectively. Clocked
by MCLK.
Channel 0 Waveform Memory Address. Use
these pins to address waveform memory for
Channel 0. Clocked by MCLK.
Channel 1 Waveform Memory Address. Use
these pins to address waveform memory for
Channel 1. Clocked by MCLK.
Channel 2 Waveform Memory Address. Use
these pins to address waveform memory for
Channel 2. Clocked by MCLK.
Channel 3 Waveform Memory Address. Use
these pins to address waveform memory for
Channel 3. Clocked by MCLK.
Fails on D3, D2, D1 and D0 Edges for Channel 0.
Clocked by MCLK.
Fails on D3, D2, D1 and D0 Edges for Channel 1.
Clocked by MCLK.
Fails on D3, D2, D1 and D0 Edges for Channel 2.
Clocked by MCLK.
Fails on D3, D2, D1 and D0 Edges for Channel 3.
Clocked by MCLK.
DUT Capture Data from Channel 0. Clocked
by MCLK.
DUT Capture Data from Channel 1. Clocked
by MCLK.
DUT Capture Data from Channel 2. Clocked
by MCLK.
DUT Capture Data from Channel 3. Clocked
by MCLK.
T3, U1, U2, T4, U3, V4, U5, W4
PAT_PATDATA_0[7:0]
I
LVCMOS25
B5, A5, C6, B6, A6, C7, B7, D8
PAT_PATDATA_1[7:0]
I
LVCMOS25
W212, V12, Y13, U12, W13,
V13, Y14, W14
PAT_PATDATA_2[7:0]
I
LVCMOS25
A16, B16, D15, C16, A17,
B17, D16, C17
PAT_PATDATA_3[7:0]
I
LVCMOS25
Y4, W5, V6
PAT_FAIL_0[3:0]
O
LVCMOS25
B8, A8, B9, B10
PAT_FAIL_1[3:0]
O
LVCMOS25
V8, W8, W9, Y9
PAT_FAIL_2[3:0]
O
LVCMOS25
B12, C12, B13, A14
PAT_FAIL_3[3:0]
O
LVCMOS25
W6, Y6, W7, Y7
PAT_DUTDATA_0[3:0]
O
LVCMOS25
C10, A11, B11, A12
PAT_DUTDATA_1[3:0]
O
LVCMOS25
V10, W10, Y10, W11
PAT_DUTDATA_2[3:0]
O
LVCMOS25
B14, C14, A15, B15
PAT_DUTDATA_3[3:0]
O
LVCMOS25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADAU1401 | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ-RL | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1513 | Class-D Audio Power Stage |
| ADAU1513ACPZ | Class-D Audio Power Stage |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADATE209 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
| ADATE302-02 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU |
| ADATE302-02BBCZ | 功能描述:IC DCL ATE 500MHZ DUAL 84CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。