參數(shù)資料
型號(hào)： ADATE207BBPZ
廠商： ANALOG DEVICES INC
元件分類： 消費(fèi)家電
英文描述： Quad Pin Timing Formatter
中文描述： SPECIALTY CONSUMER CIRCUIT, PBGA256
封裝： ROHS COMPLIANT, MO-192-BAL-2, LBGA-256
文件頁(yè)數(shù)： 24/36頁(yè)
文件大?。?/td> 374K
代理商： ADATE207BBPZ
ADATE207
Name:
Address:
Type:
Rev. 0 | Page 24 of 36
Dynamic Configuration
0x04
Read/Write
Table 18. Dynamic Configuration
Position
Bits[15:05]
Bit 04
Bit 03
Bit 02
Bit 01
Description
Not Used.
Edge Generation Enable.
Low turns off the channel’s edge delay generators.
High turns on the channel’s edge delay generators.
T0 and C0 Select.
Low selects T0 as the pattern cycle clock for the edge delay generators.
High selects C0 as the pattern cycle clock for the edge delay generators.
When in C0 mode, compare events are illegal and treated as no action.
Fail Mask.
High statically disables channel failures by the Accumulated Fail registers and the fail counter.
Low allows use of the pattern fail mask signals.
Low Jitter Clock Enable.
High statically enables the low jitter clock input onto the channel’s drive data output.
Low disables the low jitter clock for the channel. This feature only applies to Channel 2 and
Channel 3.
The low jitter clock signal is not available on Channel 0 and Channel 1.
Fail Counter Increment.
Writing a 1 to this bit creates a pulse to increment the fail counter.
Writing a 0 has no effect.
Reset State
0x000
0
0
0
Bit 00
0
Waveform and Calibration Memory Addresses
To gain access to the timing set memory, the timing set memory address must be programmed to the desired address.
Name:
Address:
Type:
Waveform/Calibration Memory Address
0x05
Read/Write
Table 19. Waveform/Calibration Memory Address
Position
Description
Bits[15:10]
Not Used.
Bits[09:08]
Waveform Memory Address Auto-Increment. Sets the address to auto-increment on a read from, or
write to, the following registers, based on the value programmed into this field:
0 = Waveform D0 Course Delay or Calibration Memory D0.
1 = Waveform D1 Course Delay or Calibration Memory D1.
2 = Waveform D2 Course Delay or Calibration Memory D2.
3 = Waveform D3 Course Delay or Calibration Memory D3.
Bits[07:00]
Waveform Memory Programming Address. Sets the address into either the waveform memory or
calibration memory.
Writing to, or reading from, the Waveform Dx course delay, Waveform Dx vernier delay and action,
or calibration memory data registers uses the address value programmed into this register.
Reads of this register reflect the current state of the auto-incremented address.
Reset State
0x00
0
0
相關(guān)PDF資料
PDF描述
ADAU1401 SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ-RL SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1513 Class-D Audio Power Stage
ADAU1513ACPZ Class-D Audio Power Stage
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADATE209 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver
ADATE209BBCZ 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube
ADATE209BCPZ 制造商:Analog Devices 功能描述:
ADATE302-02 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU
ADATE302-02BBCZ 功能描述:IC DCL ATE 500MHZ DUAL 84CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*