- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9653BCPZRL7-125 (Analog Devices Inc)IC ADC 16BIT 125MSPS SRL 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9653BCPZRL7-125 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 32/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 125MSPS SRL 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | LVDS，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 功率耗散（最大）： | 708mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-WQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9653
Data Sheet
Rev. 0 | Page 38 of 40
Output Phase (Register 0x16)
Bit 7—Open
Bits[6:4]—Input Clock Phase Adjust
Table 21. Input Clock Phase Adjust Options
Input Clock Phase
Adjust, Bits[6:4]
Number of Input Clock Cycles of
Phase Delay
000 (Default)
0
001
1
010
2
011
3
100
4
101
5
110
6
111
7
Bits[3:0]—Output Clock Phase Adjust
Table 22. Output Clock Phase Adjust Options
Output Clock (DCO),
Phase Adjust, Bits[3:0]
DCO Phase Adjustment (Degrees
Relative to D0±x/D1±x Edge)
0000
0
0001
60
0010
120
0011 (Default)
180
0100
240
0101
300
0110
360
0111
420
1000
480
1001
540
1010
600
1011
660
Serial Output Data Control (Register 0x21)
The serial output data control register is used to program the
AD9653 in various output data modes depending upon the data
capture solution. Table 23 describes the various serialization
options available in the AD9653.
Sample Rate Override (Register 0x100)
This register is designed to allow the user to downgrade the sample
rate. Settings in this register are not initialized until Bit 0 of the
transfer register (Register 0xFF) is written high.
User I/O Control 2 (Register 0x101)
Bits[7:1]—Open
Bit 0—SDIO Pull-Down
Bit 0 can be set to disable the internal 30 kΩ pull-down on the
SDIO pin, which can be used to limit the loading when many
devices are connected to the SPI bus.
User I/O Control 3 (Register 0x102)
Bits[7:4]—Open
Bit 3—VCM Power-Down
Bit 3 can be set high to power down the internal VCM
generator. This feature is used when applying an external
reference.
Bits[2:0]—Open
Table 23. SPI Register Options
Serialization Options Selected
Register 0x21
Contents
Serial Output Number
of Bits (SONB)
Frame Mode
Serial Data Mode
DCO Multiplier
Timing Diagram
0x30
16-bit
1×
DDR two-lane, bytewise
4 × fS
Figure 2 (default setting)
0x20
16-bit
1×
DDR two-lane, bitwise
4 × fS
0x10
16-bit
1×
SDR two-lane, bytewise
8 × fS
0x00
16-bit
1×
SDR two-lane, bitwise
8 × fS
0x34
16-bit
2×
DDR two-lane, bytewise
4 × fS
0x24
16-bit
2×
DDR two-lane, bitwise
4 × fS
0x14
16-bit
2×
SDR two-lane, bytewise
8 × fS
0x04
16-bit
2×
SDR two-lane, bitwise
8 × fS
0x40
16-bit
1×
DDR one-lane, wordwise
8 × fS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9707BCPZRL7 | IC DAC TX 14BIT 175MSPS 32-LFCSP |
| AD9709ASTZRL | IC DAC 8BIT DUAL 125MSPS 48LQFP |
| AD9715BCPZ | IC DAC DUAL 10BIT LO PWR 40LFCSP |
| AD9726BSVZRL | IC DAC 16IT LVDS 400MSPS 80-TQFP |
| AD9736BBC | IC DAC 14BIT 1.2GSPS 160CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9655-125EBZ | 功能描述:AD9655 - 16 Bit 125M Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 A/D 轉(zhuǎn)換器數(shù):2 位數(shù):16 采樣率（每秒）:125M 數(shù)據(jù)接口:LVDS - 串行，SPI 輸入范圍:2.8 Vpp 不同條件下的功率（典型值）:313mW @ 125MSPS 使用的 IC/零件:AD9655 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| AD9656BCPZ-125 | 制造商:Analog Devices 功能描述:16BIT 125MSPS 1.8V QUAD ADC W/SERIAL OUT - Trays 制造商:Analog Devices 功能描述:IC ADC 16BIT 125MSPS 56LFCSP |
| AD9656EBZ | 制造商:Analog Devices 功能描述:16BIT 125MSPS 1.8V QUAD ADC W/SERIAL OUT - Boxed Product (Development Kits) |
| AD9660 | 制造商:AD 制造商全稱:Analog Devices 功能描述:200 MHz Laser Diode Driver with Light Power Control |
| AD96606 | 制造商:AD 制造商全稱:Analog Devices 功能描述:200 MHz Laser Diode Driver with Light Power Control |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。