參數(shù)資料
型號: AD9653BCPZRL7-125
廠商: Analog Devices Inc
文件頁數(shù): 21/40頁
文件大?。?/td> 0K
描述: IC ADC 16BIT 125MSPS SRL 48LFCSP
標(biāo)準(zhǔn)包裝: 750
位數(shù): 16
采樣率(每秒): 125M
數(shù)據(jù)接口: LVDS,串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
功率耗散(最大): 708mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-WQ(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個差分,單極
AD9653
Data Sheet
Rev. 0 | Page 28 of 40
Figure 72. LVDS Output Timing Example in Reduced Range Mode
An example of the LVDS output using the ANSI-644 standard
(default) data eye and a time interval error (TIE) jitter histo-
gram with trace lengths less than 24 inches on standard FR-4
material is shown in Figure 73.
Figure 73. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Less than 24 Inches on Standard FR-4 Material, External 100 Ω Far-End
Termination Only
Figure 74. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Greater than 24 Inches on Standard FR-4 Material, External 100 Ω Far-End
Termination Only
Figure 74 shows an example of trace lengths exceeding 24 inches
on standard FR-4 material. Notice that the TIE jitter histogram
reflects the decrease of the data eye opening as the edge deviates
from the ideal position.
It is the user’s responsibility to determine if the waveforms
meet the timing budget of the design when the trace lengths
exceed 24 inches. Additional SPI options allow the user to further
increase the internal termination (increasing the current) of all
four outputs to drive longer trace lengths. This can be achieved
by programming Register 0x15. Even though this produces
sharper rise and fall times on the data edges and is less prone to
bit errors, the power dissipation of the DRVDD supply increases
when this option is used.
The format of the output data is twos complement by default.
An example of the output coding format can be found in Table 12.
To change the output data format to offset binary, see the
Memory Map section.
Data from each ADC is serialized and provided on a separate
channel in two lanes in DDR mode. The data rate for each serial
stream is equal to 16 bits times the sample clock rate, with a
maximum of 500 Mbps/lane [(16 bits × 125 MSPS)/(2 × 2) =
500 Mbps/lane]. The lowest typical conversion rate is 20 MSPS.
See the Memory Map section for details on enabling this feature.
D0 400mV/DIV
D1 400mV/DIV
DCO 400mV/DIV
FCO 400mV/DIV
4ns/DIV
10
538-
07
0
6k
7k
1k
2k
3k
5k
4k
0
200ps
250ps
300ps
350ps
400ps
450ps
500ps
T
IE
J
IT
T
ER
H
IST
O
G
R
A
M
(H
it
s
)
500
400
300
200
100
–500
–400
–300
–200
–100
0
–0.8ns
–0.4ns
0ns
0.4ns
0.8ns
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 7000/400354
1053
8-
07
1
500
400
300
200
100
–500
–400
–300
–200
–100
0
–0.8ns
–0.4ns
0ns
0.4ns
–0.8ns
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 8000/414024
10k
12k
2k
4k
6k
8k
0k
–800ps –600ps
–400ps –200ps
0ps
200ps
400ps
600ps
T
IE
J
IT
T
ER
H
IST
O
G
R
A
M
(H
it
s
)
105
38-
07
2
相關(guān)PDF資料
PDF描述
AD9707BCPZRL7 IC DAC TX 14BIT 175MSPS 32-LFCSP
AD9709ASTZRL IC DAC 8BIT DUAL 125MSPS 48LQFP
AD9715BCPZ IC DAC DUAL 10BIT LO PWR 40LFCSP
AD9726BSVZRL IC DAC 16IT LVDS 400MSPS 80-TQFP
AD9736BBC IC DAC 14BIT 1.2GSPS 160CSPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9655-125EBZ 功能描述:AD9655 - 16 Bit 125M Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 A/D 轉(zhuǎn)換器數(shù):2 位數(shù):16 采樣率(每秒):125M 數(shù)據(jù)接口:LVDS - 串行,SPI 輸入范圍:2.8 Vpp 不同條件下的功率(典型值):313mW @ 125MSPS 使用的 IC/零件:AD9655 所含物品:板 標(biāo)準(zhǔn)包裝:1
AD9656BCPZ-125 制造商:Analog Devices 功能描述:16BIT 125MSPS 1.8V QUAD ADC W/SERIAL OUT - Trays 制造商:Analog Devices 功能描述:IC ADC 16BIT 125MSPS 56LFCSP
AD9656EBZ 制造商:Analog Devices 功能描述:16BIT 125MSPS 1.8V QUAD ADC W/SERIAL OUT - Boxed Product (Development Kits)
AD9660 制造商:AD 制造商全稱:Analog Devices 功能描述:200 MHz Laser Diode Driver with Light Power Control
AD96606 制造商:AD 制造商全稱:Analog Devices 功能描述:200 MHz Laser Diode Driver with Light Power Control