- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9653BCPZRL7-125 (Analog Devices Inc)IC ADC 16BIT 125MSPS SRL 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9653BCPZRL7-125 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 25/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 125MSPS SRL 48LFCSP |
| 標準包裝： | 750 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | LVDS，串行，SPI? |
| 轉換器數(shù)目： | 4 |
| 功率耗散（最大）： | 708mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-WQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Data Sheet
AD9653
Rev. 0 | Page 31 of 40
SERIAL PORT INTERFACE (SPI)
The AD9653 serial port interface (SPI) allows the user to configure
the converter for specific functions or operations through a
structured register space provided inside the ADC. The SPI
offers the user added flexibility and customization, depending on
the application. Addresses are accessed via the serial port and
can be written to or read from via the port. Memory is organized
into bytes that can be further divided into fields, which are docu-
mented in the Memory Map section. For detailed operational
information, see the AN-877 Application Note, Interfacing to
High Speed ADCs via SPI.
CONFIGURATION USING THE SPI
Three pins define the SPI of this ADC: the SCLK pin, the SDIO
pin, and the CSB pin (see Table 17). The SCLK (a serial clock) is
used to synchronize the read and write data presented from and
to the ADC. The SDIO (serial data input/output) is a dual-
purpose pin that allows data to be sent to and read from the
internal ADC memory map registers. The CSB (chip select bar)
is an active low control that enables or disables the read and
write cycles.
Table 17. Serial Port Interface Pins
Pin
Function
SCLK
Serial clock. The serial shift clock input, which is used to
synchronize serial interface reads and writes.
SDIO
Serial data input/output. A dual-purpose pin that
typically serves as an input or an output, depending on
the instruction being sent and the relative position in the
timing frame.
CSB
Chip select bar. An active low control that gates the read
and write cycles.
The falling edge of the CSB, in conjunction with the rising edge
of the SCLK, determines the start of the framing. An example of
the serial timing and its definitions can be found in Figure 75
and Table 7.
Other modes involving the CSB are available. The CSB can be
held low indefinitely, which permanently enables the device;
this is called streaming. The CSB can stall high between bytes to
allow for additional external timing. When CSB is tied high, SPI
functions are placed in high impedance mode. This mode turns
on any SPI pin secondary functions.
During an instruction phase, a 16-bit instruction is transmitted.
Data follows the instruction phase, and its length is determined
by the W0 and W1 bits.
In addition to word length, the instruction phase determines
whether the serial frame is a read or write operation, allowing
the serial port to be used both to program the chip and to read
the contents of the on-chip memory. The first bit of the first byte in
a multibyte serial data transfer frame indicates whether a read
command or a write command is issued. If the instruction is a
readback operation, performing a readback causes the serial
data input/output (SDIO) pin to change direction from an input to
an output at the appropriate point in the serial frame.
All data is composed of 8-bit words. Data can be sent in MSB-
first mode or in LSB-first mode. MSB-first mode is the default
on power-up and can be changed via the SPI port configuration
register. For more information about this and other features,
see the AN-877 Application Note, Interfacing to High Speed
ADCs via SPI.
Figure 75. Serial Port Interface Timing Diagram
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tCLK
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
tLOW
tHIGH
105
38-
073
相關PDF資料 |
PDF描述 |
|---|---|
| AD9707BCPZRL7 | IC DAC TX 14BIT 175MSPS 32-LFCSP |
| AD9709ASTZRL | IC DAC 8BIT DUAL 125MSPS 48LQFP |
| AD9715BCPZ | IC DAC DUAL 10BIT LO PWR 40LFCSP |
| AD9726BSVZRL | IC DAC 16IT LVDS 400MSPS 80-TQFP |
| AD9736BBC | IC DAC 14BIT 1.2GSPS 160CSPBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9655-125EBZ | 功能描述:AD9655 - 16 Bit 125M Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 A/D 轉換器數(shù):2 位數(shù):16 采樣率（每秒）:125M 數(shù)據(jù)接口:LVDS - 串行，SPI 輸入范圍:2.8 Vpp 不同條件下的功率（典型值）:313mW @ 125MSPS 使用的 IC/零件:AD9655 所含物品:板 標準包裝:1 |
| AD9656BCPZ-125 | 制造商:Analog Devices 功能描述:16BIT 125MSPS 1.8V QUAD ADC W/SERIAL OUT - Trays 制造商:Analog Devices 功能描述:IC ADC 16BIT 125MSPS 56LFCSP |
| AD9656EBZ | 制造商:Analog Devices 功能描述:16BIT 125MSPS 1.8V QUAD ADC W/SERIAL OUT - Boxed Product (Development Kits) |
| AD9660 | 制造商:AD 制造商全稱:Analog Devices 功能描述:200 MHz Laser Diode Driver with Light Power Control |
| AD96606 | 制造商:AD 制造商全稱:Analog Devices 功能描述:200 MHz Laser Diode Driver with Light Power Control |
發(fā)布緊急采購，3分鐘左右您將得到回復。