123,123,123

您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382783 > μPD705100 (NEC Corp.) 32 Bit Microprocessor(32 位微處理器) PDF資料下載

參數(shù)資料

CHAPTER 5 16-BIT BUS MODE

(4) Tw1 state

The bus enters the Tw1 state upon the termination of the first access in the bus cycle or when the bus

is forced to wait during a single word transfer. READY (input) is sampled at the rising edge of the bus

clock upon termination of the Tw1 state. If the sampled READY (input) is inactive, the bus re-enters the

Tw1 state. If READY (input) sampled during a read is active, data is read from the data bus and the Tw1

state ends.

(5) Tw2 state

The bus enters the Tw2 state upon the termination of the second access in the bus cycle or when the

bus is forced to wait during a single word transfer. HLDRQ (input) is sampled at the rising edge of the

bus clock in this state. READY (input) is sampled at the rising edge of the bus clock after termination

of the Tw2 state. If the sampled READY (input) is inactive, the bus re-enters the Tw1 state and the sampled

HLDRQ (input) is ignored.

If READY (input), sampled during a read, is active, data is read from the data bus and the Tw2 state

terminals. During a write, write data is output to the data bus in sync with the rising edge of the bus clock.

(6) Tb1-Tb8 states

The bus enters the Tbn state upon the termination of the n-th access to a point external to the processor,

or when it is forced to wait. READY (input) is sampled at the first rising edge of the bus clock after

termination of the state. If the sampled READY (input) is inactive, the bus re-enters the Tbn state.

If READY (input), sampled during a read, is active, the data on the data bus is read and the state

terminals. If the bus is originally in the Tb8 state, however, it enters the Ti state.

During a write in this state, write data is output in sync with the rising edge of the bus clock.

HLDRQ (input) is sampled at the rising edge of the bus clock in the last Tb8 state.

(7) Th state

The bus enters the Th state when it is held by HLDRQ (input). In this state, HLDRQ (input) is sampled

at the rising edge of the bus clock. If it is inactive, the bus enters the Ti state.

相關(guān)PDF資料	PDF描述
μPD705101	32 Bit Microprocessor(32 位微處理器)
μPD705102GM-143-8ED	32 Bit RISC Microcontrollers(32 位RISC 微控制器)
μPD705102	32 Bit Single Chip Microcontrollers(32 位單片微控制器)
μPD70F3003A	16/32 Bit RISC Microcontrollers(16/32位單片微控制器)
μPD703005A	16/32 Bit Single Chip Microcontrollers(16/32位單片微控制器)

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
PD7087	制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES
PD7088	制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES
PD708C7	制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES
PD708C8	制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES
PD70CNT12M5MH	制造商:Carlo Gavazzi 功能描述:

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝

添加更多采購(gòu)