- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382783 > μPD705100 (NEC Corp.) 32 Bit Microprocessor(32 位微處理器) PDF資料下載
參數(shù)資料
| 型號： | μPD705100 |
| 廠商： | NEC Corp. |
| 英文描述： | 32 Bit Microprocessor(32 位微處理器) |
| 中文描述： | 32位微處理器（32位微處理器） |
| 文件頁數(shù)： | 20/81頁 |
| 文件大?。?/td> | 441K |
| 代理商： | ΜPD705100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
20
V830
TM
USER'S MANUAL
1.7 INTERNAL UNITS
(1) CPU core
Executes the processing of the majority of instructions, including address calculation, arithmetic and logic
operations, and data transfer within one cycle, by means of 5-stage pipeline control.
Dedicated hardware, such as an adder with a sum-of-products function (32 bits x 32 bits + (upper/lower)
32 bits) and barrel shifter (capable of 64-bit data shift) are built in to enable the high-speed processing
of complicated instructions.
(2) Bus interface
Activates a required bus cycle according to the physical address acquired by the CPU. The bus interface
unit supports both 32-bit bus mode, in which the external data bus has a 32-bit configuration, and 16-bit
bus mode, in which it has a 16-bit configuration. It outputs appropriate control signals according to the
mode set when a bus cycle is activated.
(3) Interrupt controller
Handles received hardware interrupt requests (nonmaskable and maskable interrupt requests) . Up to
16 maskable interrupt request sources can be handled using level input. The handler for maskable
interrupts can be placed in the built-in instruction RAM.
(4) Clock controller
Creates external bus clock pulses for the interface between the CPU internal clock and the external
hardware. It also supports the halting of clock pulses to the CPU (sleep mode) as well as PLL circuit halt
(stop mode).
(5) Write buffer
Stores data write (up to four data items) when the CPU performs write to external hardware. When data
is written into the write buffer, the CPU no longer has to wait for the end of the bus cycle and can continue
processing.
(6) Internal memory
16K-byte memory. This memory consists of four 4K-byte blocks, an instruction cache, data cache,
instruction RAM, and data RAM. The instruction RAM uses direct mapping, while the data cache uses
direct mapping/write-through.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| μPD705101 | 32 Bit Microprocessor(32 位微處理器) |
| μPD705102GM-143-8ED | 32 Bit RISC Microcontrollers(32 位RISC 微控制器) |
| μPD705102 | 32 Bit Single Chip Microcontrollers(32 位單片微控制器) |
| μPD70F3003A | 16/32 Bit RISC Microcontrollers(16/32位單片微控制器) |
| μPD703005A | 16/32 Bit Single Chip Microcontrollers(16/32位單片微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PD7087 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES |
| PD7088 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES |
| PD708C7 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES |
| PD708C8 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES |
| PD70CNT12M5MH | 制造商:Carlo Gavazzi 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。