
CHAPTER 18 GIU (GENERAL PURPOSE I/O UNIT)
274
18.2 REGISTER SET
The following table lists the registers of the GIU.
Table 18-2. GIU Registers
Address
R/W
Register
symbols
Function
0x0B00 0100
R/W
GOUTENREG
GPIO Output Enable register
0x0B00 0102
R/W
GPOTDATREG
GPIO Port Data register
0x0B00 0104
R/W1C
GINTSTREG
GPIO Interrupt Status register
0x0B00 0106
R/W
GINTENREG
GPIO Interrupt Enable register
0x0B00 0108
R/W
GCINTSREG
GPIO Change Point Interrupt register
0x0B00 010A
R/W
GLINTSREG
GPIO Interrupt Level Specified register
The function of each of these registers is explained in detail below.
18.2.1 GPIO Output Enable Register
Figure 18-1. GOUTENREG (0x0B00 0100)
Position
D15
D14
D13
D12
D11
D10
D9
D8
Name
Reserved Reserved Reserved Reserved
IOP[11]
IOP[10]
IOP[9]
IOP[8]
R/W
R
R
R
R
R/W
R/W
R/W
R/W
Initial value
0
0
0
0
0
0
0
0
Position
D7
D6
D5
D4
D3
D2
D1
D0
Name
IOP[7]
IOP[6]
IOP[5]
IOP[4]
IOP[3]
IOP[2]
IOP[1]
IOP[0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value
0
0
0
0
0
0
0
0
Bit position
Bit name
Function
D[15..12]
Reserved
Reserved for future use. Write 0 to this bit. 0 is returned
when this bit is read.
D[11..0]
IOP[11..0]
Sets input/output mode for GPIO[11..0] pins.
1: Output
0: Input (Hi-Z)
This register sets input/output mode for the GPIO[11..0] pins.
IOP[11..0] bits correspond to the input/output status of the GPIO[11..0] pins. When an IOP bit is set to
1, the corresponding GPIO pin is set to output mode, and outputs the value written to the corresponding
IODATA of GIUDATAREG. When the IOP bit is cleared to 0, the corresponding GPIO pin enters the
high-impedance state and is set to input mode.