
- ix -
14.2.12 Level-2 Mask SIU Register............................................................................................. 238
14.2.13 NMI Register .................................................................................................................. 240
14.2.14 Software Interrupt Register ............................................................................................ 241
14.3 NOTES FOR REGISTER SETTING..................................................................... 242
CHAPTER 15 PMU (POWER MANAGEMENT UNIT)........................................ 243
15.1 GENERAL........................................................................................................... 243
15.1.1 Reset Control ................................................................................................................... 243
15.1.2 Shutdown Control............................................................................................................. 244
15.1.3 Power-on Control ............................................................................................................. 245
15.1.4 Power Mode..................................................................................................................... 248
15.2 REGISTER SET .................................................................................................. 251
15.2.1 PMUINTREG.................................................................................................................... 252
15.2.2 PMUCNTREG.................................................................................................................. 254
CHAPTER 16 RTC (REALTIME CLOCK UNIT)................................................. 255
16.1 GENERAL........................................................................................................... 255
16.2 REGISTER SET .................................................................................................. 256
16.2.1 ETIMELREG, ETIMEMREG, ETIMEHREG ..................................................................... 257
16.2.2 ECMPHREG, ECMPLREG, ECMPMREG....................................................................... 258
16.2.3 RTCLLREG, RTCLHREG ................................................................................................ 260
16.2.4 RTCLCNTLREG, RTCLCNTHREG.................................................................................. 262
16.2.5 TCLKCNTLREG, TCLKCNTHREG.................................................................................. 264
16.2.6 RTCINTREG .................................................................................................................... 266
CHAPTER 17 DSU (DEADMAN’S SW UNIT) .................................................... 267
17.1 GENERAL........................................................................................................... 267
17.2 REGISTER SET .................................................................................................. 267
17.2.1 DSU Control Register....................................................................................................... 268
17.2.2 DSU Dead Time Setting Register..................................................................................... 269
17.2.3 DSU Clear Register.......................................................................................................... 270
17.2.4 DSU Elapsed Time Register ............................................................................................ 271
17.3 REGISTER SETTING FLOW............................................................................... 272
CHAPTER 18 GIU (GENERAL PURPOSE I/O UNIT) ........................................ 273
18.1 GENERAL........................................................................................................... 273
18.2 REGISTER SET .................................................................................................. 274
18.2.1 GPIO Output Enable Register.......................................................................................... 274
18.2.2 GPIO Port Data Register.................................................................................................. 275