
PRELIMINARY
XRT86SH221
262
REV. P1.0.5
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
BIT 7 - Event Mask - VT Channel:
This READ/WRITE bit-field is used to either enable or disable the Channel Control - VT Error Event Declared bit-field
(within the VT-Mapper Block - Ingress Direction - E1 Drop Control Register).
If the user disables the VT Error Event Declared register bit, then that particular bit-field will never be asserted in
response to any of the following defects, errors or note-worthy conditions.
VT Size Error
LOP-V Defect Declared
Change in VT Label Event
AIS-V Defect Declared
AIS-V Failure Declared
RFI-V Defect Declared
RDI-V Defect Declared
Receive Elastic Store Overflow Event
Change of Receive APS Value Event
0 - Disables the VT Error Event Declared bit-field, entirely
1 - Enables the VT Error Event Declared bit-field.
BIT 6 - VT Size Error - Event Mask
This READ/WRITE bit-field is used to either enable or disable the VT Size Error defect to/from causing both the VT Error
Event Declared and the VT Size Error Event - Composite bit-fields to be asserted. If the user enables this feature, then
the Receive VT-De-Mapper block will assert Bit 7 (VT Error Event Declared) within the Channel Control - VT Mapper
Block - Egress Direction - E1 Drop Control Register - Byte 1 to 1 anytime it declares the VT Size Error Defect condition.
Conversely, if the user disables this feature, then the Receive VT De-Mapper Block will NOT assert the VT Error Event
Declared bit-field whenever it declares the VT Size Error Defect condition.
0 - Configures the Receive VT-De-Mapper block to NOT assert the VT Error Event Declared bit-field whenever it
declares the VT Size Error Defect condition.
1 - Configures the Receive VT-De-Mapper block to assert the VT Error Event Declared bit-field whenever it declares
the VT Size Error Defect condition.
BIT 5 - LOP-V Defect - Event Mask
This READ/WRITE bit-field permits the user to either enable or disable the LOP-V Defect defect to/from causing the VT
Error Event Declared bit-field to be asserted. If the user enables this feature, then the Receive VT De-Mapper block
will assert Bit 7 (VT Error Event Declared) within the Channel Control - VT Mapper Block - Egress Direction - E1 Drop
Control Register - Byte 1 to 1 anytime it declares the LOP-V defect condition. Conversely, if the user disables this
feature, then the Receive VT-De-Mapper Block will NOT assert the VT Error Event Declared bit-field whenever it
declares the LOP-V defect condition.
0 - Configures the Receive VT-De-Mapper block to NOT assert the VT Error Event Declared bit-field whenever it
declares the LOP-V defect condition.
1 - Configures the Receive VT-De-Mapper block to assert the VT Error Event Declared bit-field whenever it declares
the LOP-V defect condition
T
ABLE
238: C
HANNEL
C
ONTROL
- VT-D
E
M
APPER
R
ECEIVE
APS R
EGISTER
1 (VTDRAPSR1 = 0
X
ND52)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Event Mask -
VT Channel
VT Size
Error - Event
Mask
LOP-V
Defect -
Event Mask
Change of
VT Label -
Event Mask
Receive
Elastic Store
Overflow
Event
AIS-V Fail-
ure - Event
Mask
AIS-V Fail-
ure Declared
AIS-V Defect
- Event Mask
R/W
R/W
R/W
R/W
R/W1C
R/W
R/O
R/W
0
0
0
0
0
0
0
0