
XRT86SH221
PRELIMINARY
141
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
REV. P1.0.5
BIT [7:0] - LOS Threshold Value - LSB
These READ/WRITE bits, along the contents of the Receive STM-0/STM-1 Transport - LOS Threshold Value - MSB
register is used to specify the number of consecutive (All Zero) bytes that the Receive STM-0/STM-1 TOH Processor
block must detect (within the incoming STM-0/STM-1 data-stream) before it can declare the LOS defect condition.
N
OTE
:
This register contains the LSB (Least Significant Byte) of this 16-bit expression.
BIT [7:0] -
SF_SET_MONITOR_INTERVAL - MSB
These READ/WRITE bits, along the contents of the Receive STM-0/STM-1 Transport - SF SET Monitor Interval - Byte
1 and Byte 0 registers are used to specify the length of the monitoring period (in terms of ms) for SF (Signal Failure)
Defect Declaration.
When the Receive STM-0/STM-1 TOH Processor block is checking the incoming STM-0/STM-1 signal in order to
determine if it should declare the SF defect condition, it will accumulate B2 byte errors throughout the user-specified SF
Defect Declaration monitoring period. If, during this SF Defect Declaration Monitoring Period, the Receive STM-0/STM-
1 TOH Processor block accumulates more B2 byte errors than that specified within the Receive Transport SF SET
Threshold register, then the Receive STM-0/STM-1 TOH Processor block will declare the SF defect condition.
N
OTES
:
1.
The value that the user writes into these three (3) SF Set Monitor Window registers, specifies the
duration of the SF Defect Declaration Monitoring Period, in terms of ms.
2.
This particular register byte contains the MSB (most significant byte) value of the three registers that
specify the SF Defect Declaration Monitoring Period.
BIT [7:0] - SF_SET_MONITOR_INTERVAL (Bits 15 through 8)
These READ/WRITE bits, along the contents of the Receive STM-0/STM-1 Transport - SF SET Monitor Interval - Byte
2 and Byte 0 registers are used to specify the length of the monitoring period (in terms of ms) for SF (Signal Failure)
Defect Declaration.
When the Receive STM-0/STM-1 TOH Processor block is checking the incoming STM-0/STM-1 signal in order to
determine if it should declare the SF defect condition, it will accumulate B2 byte errors throughout the user-specified SF
Defect Declaration Monitoring Period. If, during this SF Defect Declaration Monitoring Period the Receive STM-0/STM-
1 TOH Processor block accumulate more B2 byte errors than that specified within the Receive STM-0/STM-1 Transport
T
ABLE
77: R
ECEIVE
STM-0/STM-1 T
RANSPORT
- LOS T
HRESHOLD
V
ALUE
0 (LOSTV0 = 0
X
022F)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
LOS_THRESHOLD[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1
T
ABLE
78: R
ECEIVE
STM-0/STM-1 T
RANSPORT
- R
ECEIVE
SF SET M
ONITOR
I
NTERVAL
2 (RSFSMI2= 0
X
0231)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SF_SET_MONITOR_WINDOW[23:16]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1
T
ABLE
79: R
ECEIVE
STM-0/STM-1 T
RANSPORT
- R
ECEIVE
SF SET M
ONITOR
I
NTERVAL
1 (RSFSMI1 = 0
X
0232)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SF_SET_MONITOR_WINDOW[15:8]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1