
PRELIMINARY
XRT86SH221
126
REV. P1.0.5
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
0 - Indicates that the New Section Trace Message Interrupt has not occurred since the last read of this register.
1 - Indicates that the New Section Trace Message Interrupt has occurred since the last read of this register.
N
OTE
:
The user can read out the contents of the Receive Section Trace Message Buffer, which is located at Address
Locations 0x0400 through 0x04FF).
BIT 3 - Change in Section Trace Message Mismatch Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Change in Section Trace Mismatch Defect Condition
interrupt has occurred since the last read of this register. The Receive STM-0 TOH Processor block will generate this
interrupt in response to either of the following events.· Whenever the Receive STM-0 TOH Processor block declares
the Section Trace Message Mismatch defect condition· Whenever the Receive STM-0 TOH Processor block clears the
Section Trace Mismatch defect condition.
0 - Indicates that the Change in Section Trace Message Mismatch Defect Condition interrupt has not occurred since
the last read of this register.
1 - Indicates that the Change in Section Trace Message Mismatch Defect Condition interrupt has occurred since the
last read of this register.
N
OTE
:
The user can determine whether the Section Trace Message Mismatch condition is currently cleared or
declared by reading the state of BIT 2 (Section Trace Message Mismatch Defect Declared) within the Receive
STM-0 Transport Status Register - Byte 1 (Address Location= 0x0206).
BIT 2 - Unused
BIT 1 - Change in K1, K2 Byte Unstable Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Change in K1, K2 Byte Unstable Defect Condition
interrupt has occurred since the last read of this register. The Receive STM-0 TOH Processor block will generate this
interrupt in response to either of the following events.
Whenever the Receive STM-0 TOH Processor block declares the K1, K2 Byte Unstable Defect condition.
Whenever the Receive STM-0 TOH Processor block clears the K1, K2 Byte Unstable Defect condition.
0 - Indicates that the Change of K1, K2 Byte Unstable Defect Condition interrupt has NOT occurred since the last read
of this register.
1 - Indicates that the Change of K1, K2 Byte Unstable Defect Condition interrupt has occurred since the last read of
this register.
N
OTE
:
The user can determine whether the K1, K2 Byte Unstable Defect Condition is currently being declared or
cleared by reading out the contents of BIT 5 (K1, K2 Byte Unstable Defect Declared), within the Receive STM-
0 Transport Status Register - Byte 0 (Address Location= 0x0207).
BIT 0 - New K1, K2 Byte Value Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the New K1, K2 Byte Value Interrupt has occurred since the
last read of this register. The Receive STM-0 TOH Processor block will generate this interrupt whenever its has
accepted a new set of K1, K2 byte values from the incoming STM-0 data-stream
0 - Indicates that the New K1, K2 Byte Value Interrupt has NOT occurred since the last read of this register.
1 - Indicates that the New K1, K2 Byte Value Interrupt has occurred since the last read of this register.
N
OTE
:
The user can obtain the contents of the new K1 byte by reading out the contents of the Receive STM-0
Transport K1 Byte Value Register (Address Location= 0xN11F). Further, the user can also obtain the contents
of the new K2 byte by reading out the contents of the Receive STM-0 Transport K2 Byte Value Register
(Address Location= 0x0223).