- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9995 > XRT83VSH314IB (Exar Corporation)IC LIU SH T1/E1/J1 14CH 304TBGA PDF資料下載
參數(shù)資料
| 型號： | XRT83VSH314IB |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 42/80頁 |
| 文件大小： | 0K |
| 描述： | IC LIU SH T1/E1/J1 14CH 304TBGA |
| 標(biāo)準(zhǔn)包裝： | 27 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 14/14 |
| 規(guī)程： | T1，E1，J1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 304-BBGA |
| 供應(yīng)商設(shè)備封裝： | 304-PBGA（31x31） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
XRT83VSH314
44
REV. 1.0.1
14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
6.2
Intel Mode Programmed I/O Access (Asynchronous)
If the LIU is interfaced to an Intel type P, then it should be configured to operate in the Intel mode. Intel type
Read and Write operations are described below.
Intel Mode Read Cycle
Whenever an Intel-type P wishes to read the contents of a register, it should do the following.
1.
Place the address of the target register on the address bus input pins ADDR[10:0].
2.
While the P is placing this address value on the address bus, the address decoding circuitry should
assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the
P and the LIU microprocessor interface block.
3.
Toggle the ALE input pin "High". This step enables the address bus input drivers, within the microproces-
sor interface block of the LIU.
4.
The P should then toggle the ALE pin "Low". This step causes the LIU to latch the contents of the address
bus into its internal circuitry. At this point, the address of the register has now been selected.
5.
Next, the P should indicate that this current bus cycle is a Read operation by toggling the RD input pin
"Low". This action also enables the bi-directional data bus output drivers of the LIU.
6.
After the P toggles the Read signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this
in order to inform the P that the data is available to be read by the P, and that it is ready for the next com-
mand.
7.
After the P detects the RDY signal and has read the data, it can terminate the Read Cycle by toggling the
RD input pin "High".
NOTE: ALE can be tied “High” if this signal is not available.
The Intel Mode Write Cycle
Whenever an Intel type P wishes to write a byte or word of data into a register within the LIU, it should do the
following.
1.
Place the address of the target register on the address bus input pins ADDR[10:0].
2.
While the P is placing this address value on the address bus, the address decoding circuitry should
assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the
P and the LIU microprocessor interface block.
3.
Toggle the ALE input pin "High". This step enables the address bus input drivers, within the microproces-
sor interface block of the LIU.
4.
The P should then toggle the ALE pin "Low". This step causes the LIU to latch the contents of the address
bus into its internal circuitry. At this point, the address of the register has now been selected.
5.
The P should then place the byte or word that it intends to write into the target register, on the bi-direc-
tional data bus DATA[7:0].
6.
Next, the P should indicate that this current bus cycle is a Write operation by toggling the WR input pin
"Low". This action also enables the bi-directional data bus input drivers of the LIU.
7.
After the P toggles the Write signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this
in order to inform the P that the data has been written into the internal register location, and that it is ready
for the next command.
NOTE: ALE can be tied “High” if this signal is not available.
The Intel Read and Write timing diagram is shown in Figure 33.
The timing specifications are shown in
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27508E12B98PA | CONN RCPT 10POS BOX MNT W/PINS |
| SP503CM-L | IC TXRX MULTIPROTOCOL 80LQFP |
| ISL26310FBZ | IC ADC 12BIT SPI/SRL 125K 8SOIC |
| IDT72V243L6BCG | IC FIFO 2048X18 6NS 100BGA |
| MS27473E16A35SA | CONN PLUG 55POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83VSH314IB-F | 功能描述:外圍驅(qū)動器與原件 - PCI 14 Channel Short-Haul RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83VSH314IB-SAM | 制造商:Exar Corporation 功能描述:FOR FUJITSU ONLY |
| XRT83VSH316 | 制造商:EXAR 制造商全稱:EXAR 功能描述:16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH316_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH316ES | 功能描述:外圍驅(qū)動器與原件 - PCI 16 CH T1/E1LIUSH LOW COST VERSION RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。