
XRT83SL30
54
REV. 1.0.1
SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
TABLE 24: MICROPROCESSOR REGISTER #6 BIT DESCRIPTION
REGISTER ADDRESS
00110
FUNCTION
REGISTER
TYPE
RESET
VALUE
BIT #
NAME
D7
Reserved
RUR
0
D6
DMOIS
Driver Monitor Output Interrupt Status:
This bit is set to a "1"
every time when DMO status has changed since last read.
RUR
0
D5
FLSIS
FIFO Limit Interrupt Status:
This bit is set to a "1" every time
when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status
has changed since last read.
RUR
0
D4
LCVIS
Line Code Violation Interrupt Status:
This bit is set to a "1"
every time when LCV status has changed since last read.
RUR
0
D3
NLCDIS
Network Loop-Code Detection Interrupt Status:
This bit is set
to a "1" every time when NLCD status has changed since last
read.
RUR
0
D2
AISDIS
AIS Detection Interrupt Status:
This bit is set to a "1" every
time when AISD status has changed since last read.
RUR
0
D1
RLOSIS
Receive Loss of Signal Interrupt Status:
This bit is set to a "1"
every time RLOS status has changed since last read.
RUR
0
D0
QRPDIS
Quasi-Random Pattern Detection Interrupt Status:
This bit is
set to a "1" every time when QRPD status has changed since
last read.
RUR
0