- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376463 > XRT83L314IB (EXAR CORP) 14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT83L314IB |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PBGA304 |
| 封裝： | TBGA-304 |
| 文件頁(yè)數(shù)： | 22/84頁(yè) |
| 文件大?。?/td> | 631K |
| 代理商： | XRT83L314IB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)
XRT83L314
14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT
REV. 1.0.0
18
2.4
The ability to detect the amount of cable loss on the receiver inputs is enhanced by having the ability to
generate an interrupt by programming a pre-determined value for cable loss into the EQFLAG[5:0] global
register. This is particularly useful in long haul applications where it is necessary for the LIU to generate an
interrupt for a cable loss which is lower than the declaration of the RLOS feature (see the RLOS section in this
datasheet). If the contents of the EQFLAG[5:0] register bits are equal to or less than the contents in the cable
loss indicator bits CLOS[5:0] for a given channel, an interrupt will be generated (if enabled in the appropriate
channel register and GIE is to "1"). Using the same example in Figure 7, a simplified block diagram of the
equalizer flag is shown in Figure 8.
F
IGURE
8. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
THE
E
QUALIZER
A
TTENUATION
F
LAG
Equalizer Attenuation Flag
2.5
The peak detector provides feedback to the equalizer control circuit until the amplitude of the incoming signal is
at an appropriate level. Once this level is obtained, the slicer identifies the incoming signal as a "1" and passes
the raw data to the clock and data recovery circuit. The slicer threshold is selected by programming SL[1:0] in
the appropriate global register. Selecting the slicer level is shown in Table 4.
Peak Detector and Slicer
T
ABLE
4: S
ELECTING
THE
S
LICER
L
EVEL
FOR
THE
P
EAK
D
ETECTOR
SL[1:0]
S
LICER
L
EVEL
0h (00)
50%
1h (01)
45%
2h (10)
55%
3h (11)
68%
XRT83L314
-25dB of Cable
Loss
Equalizer and
Peak Detector
CLOS[5:0] = 0x19h
EQFLAG[5:0] = 0x19h
Programmable
If (CLOS = EQFLAG)
Generate an Interrupt
Receiver Inputs
RTIP/RRING
Read Only
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT83L34 | QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L34IV | QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83SH314 | 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83SH314_0610 | 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83SH314IB | 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83L314IB-F | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT83L314IB-L | 功能描述:LIN 收發(fā)器 14 channel, LH/SH T1/E1 LIU RoHS:否 制造商:NXP Semiconductors 工作電源電壓: 電源電流: 最大工作溫度: 封裝 / 箱體:SO-8 |
| XRT83L34 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L34_05 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L34ES | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。