- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1977 > XRT82L24AIV-F (Exar Corporation)IC LIU E1 QAUD 100TQFP PDF資料下載
參數(shù)資料
| 型號： | XRT82L24AIV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 10/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU E1 QAUD 100TQFP |
| 標準包裝： | 90 |
| 類型： | 線路接口裝置（LIU） |
| 驅動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | E1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | XRT82L24AIV-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
XRT82L24A
á
QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. 1.1.2
16
The choice of these codes is made such that an odd
number of “B” pulses is transmitted between consec-
utive bipolar violation “V” pulses
TRANSMIT PULSE SHAPER
The transmit pulse shaper uses high a speed clock
derived from MCLK to synthesize the shape and
width of the transmitted pulse applied to TTIP and
TRING. The internal high speed timing generator
eliminates the need for a tightly controlled transmit
clock TxClk duty cycle.
The intrinsic jitter at the transmit output using a jitter-
free input clock source and with the jitter attenuator
disabled will generate no more than 0.03UIpp.
DRIVER MONITOR
The driver monitor circuit is used for detecting trans-
mit driver failure by monitoring the activity at TTIP
and TRING. Driver failure may be caused by a short-
circuit in the primary of the transformer or system
problems at the input.
In the Host Mode, when the driver monitor detects no
transitions at TTIP and TRING for more than 128
clock cycles, the DMO bit (bit 7) in the interface regis-
ter is set and results in an interrupt (INT) to be gener-
ated. Driver monitor function is not supported in Hard-
ware Mode.
TxPOS/TDATA and TxNEG Polarity
In HOST Mode, transmit data at TxPOS/TDATA and
TxNEG can be configured for active Low or active
High operation, by controlling the state of the DATAP
bit in the interface register. Writing a "0" to this bit se-
lects active High data and a "1" selects active Low
data. This control bit also selects receive output data
polarity (see Receive Data Invert Mode description).
This feature is not supported in Hardware Mode.
TRANSMIT OFF CONTROL
Each transmit channel of the line interface can be
shut down by writing a "1" to TxOFF in the channel
control interface register. In the “Transmitter off”
mode, the entire transmitter is disabled and the out-
puts at TTIP and TRING are placed in a high imped-
ance state. In Hardware Mode, pins 14 through pin
17 are used for powering down each transmit channel
independently.
INTERFACING THE XRT 82L24A TO THE LINE
The XRT 82L24A in E1 configuration can be trans-
former coupled to 75
coaxial or 120 twisted pair
FIGURE 12. XRT 82L24A CHANNEL 1IN AN E1 UNBALANCED 75
APPLICATION
TTIP_0
T R ing_0
RT IP_0
R R ing_0
TxPO S
TxN EG
T xLineC lk
RxPO S
RxNEG
R xLineC lk
Loss of signal
4
3
5
100
99
1
2
89
91
94
95
TPO S_0
TN EG _0
TC lk _0
RPOS_0
RNEG_0
RClk _0
RLOS_0
XR T 82L24A
R2
9.1
R1
9.1
R3
18.7
1 : 2
T2
T1
BN C
1
4
5
8
5
8
1
4
1 : 2
1
2
1
2
C oaxial
C able
C oaxial
C able
相關PDF資料 |
PDF描述 |
|---|---|
| XRT83D10IW | IC LIU T1/E1 SGL 28SOJ |
| XRT83L30IV-F | IC LIU LH/SH T1/E1 SGL 64TQFP |
| XRT83L314IB-L | IC LIU T1/E1/J1 14CH 304TBGA |
| XRT83L34IV-F | IC LIU T1/E1/J1 QUAD 128TQFP |
| XRT83L38IB-F | IC LIU T1/E1/J1 OCTAL 225BGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT82L24ES | 功能描述:界面開發(fā)工具 Evaluation Board for XRT82L24 Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XRT82L24IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT82L34IV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| XRT83D10 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT |
| XRT83D10ES | 功能描述:外圍驅動器與原件 - PCI 1 CHT1/E1LIUSH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。