- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > XRD98L63AIV-F (Exar Corporation)IC CCD DIGITIZER 12BIT 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XRD98L63AIV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 21/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 標準包裝： | 250 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 1 |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 3.6 V |
| 封裝/外殼： | 48-TQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
XRD98L63
28
Rev.1.01
LINE RATE CLOCKS
CLAMP, CAL & PBLK are the three line rate clock
signals. There are two modes of operation for these
clocks, the CAL & CLAMP mode, and the CALonly
mode.
EOS can be a line rate clock as well, but it is only used
in the Multiple Gain mode. Please refer to the Multiple
Gain mode section for information about EOS.
CAL & CLAMP Mode
CAL & CLAMP is the default line timing mode
(CALonly=0). In this mode, the CLAMP signal is used
to activate the DC restore Clamp at the CDS input, and
the CAL signal is used to define the Optical Black
pixels to be used for the Black Level calibration
function. Typically the CLAMP pulse comes during the
dummy or optical black pixels at the beginning of each
scan line, and the CAL pulse comes during the longer
string of optical black pixels at the end of each scan
line. CLAMP & CAL must not be active at the same
time.
CAL-Only (OneShot) Mode
In this mode, the CAL signal is used to activate the DC
restore clamp and to define the optical black pixels for
calibration. The CAL pulse should frame the longest
group of OB pixels at either the end or beginning of
each line. The DC restore Clamp switch is turned ON
during the first four pixels of each CAL pulse. The
remaining pixels under the CAL pulse are used for
black level calibration.
Enable the CAL-Only mode by writing a "1" to the
"CALonly" bit in the Clock register.
PBLK (Pre-Blanking Clock)
The function of PBLK is the same in both CAL and
CLAMP mode and CAL-Only (One Shot) mode. It is
used to disconnect the CDS from the CCD input signal
during the vertical shift time between CCD lines. If
PBLK and CAL overlap, the CAL signal will overide so
that black level calibration can take place.
If the DOclamp (digital output clamp) option is enabled,
PBLK will also force the digital output bus, DB[11:0], to
the value in the Serial Interface Offset register,
OB[7:0].
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRD98L63AIVTR-F | 制造商:Exar Corporation 功能描述:AFE General Purpose 1ADC 12-Bit 3V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XRD98L63AIVTR-F |
| XRD98L63EVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board for XRD98L63AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRD98L63ZEVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRDAN27 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects |
| XRDAN28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。