- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > XRD98L63AIV-F (Exar Corporation)IC CCD DIGITIZER 12BIT 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XRD98L63AIV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 16/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 1 |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 3.6 V |
| 封裝/外殼： | 48-TQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
23
Rev.1.01
XRD98L63
PIXEL RATE CLOCKS SBLK, SPIX & ADCLK
Note:
The timing descriptions in this section are
correct for the default conditions:
All Polarity bits = 0,
RSTreject = 0 (switch always ON),
SPIXopt = 0
Sampling of the pixel black level is controlled by the
SBLK pulse. When SBLK is low, t
PW1, the internal
sample black switches in the CDS are ON, sampling the
pixel black level on the internal black sample capaci-
tors.
Sampling of the pixel video level is controlled by the
SPIX pulse. When SPIX is low, t
PW2, the video signal
propagates through the CDS amp and is sampled on the
internal video sampling capacitors. When SPIX goes
high, PGA1 gains up the signal from the video sample
capacitors.
Figure 16. Detailed Pixel Rate Clock Timing for Default Register Settings
PGA2 and the ADC form an analog pipeline controlled
by ADCLK. When ADCLK is high, PGA2 is sampling the
output of PGA1. When ADCLK goes low, PGA2 gains
up the sampled signal and the first stage of the ADC
samples the output of PGA2. ADCLK should be as
close as possible to 50% duty cycle.
If your timing generator does not provide a clock signal
suitable for ADCLK, there is an option to generate
ADCLK internally. Write a "1" to the "ADCLKsel" bit in
the Clock register. This will generate an internal
ADCLK based on the SBLK and SPIX clock signals.
We recommend that the ADCLK pin be tied to ground
when the ADCLKsel option is used.
SBLK
SPIX
CCD
Signal
t
PIX
ADCLK
t
BK
t
VD
t
DL
t
PW1
t
PW2
Black Sample Point
Video Sample Point
DB[11:0]
Data N-8
Data N-7
(pixel "N")
(pixel "N+1")
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRD98L63AIVTR-F | 制造商:Exar Corporation 功能描述:AFE General Purpose 1ADC 12-Bit 3V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XRD98L63AIVTR-F |
| XRD98L63EVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board for XRD98L63AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRD98L63ZEVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRDAN27 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects |
| XRDAN28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。