- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > XRD98L63AIV-F (Exar Corporation)IC CCD DIGITIZER 12BIT 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XRD98L63AIV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 19/41頁 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 標準包裝： | 250 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 1 |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 3.6 V |
| 封裝/外殼： | 48-TQFP |
| 供應商設備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
XRD98L63
26
Rev.1.01
Aperture delays
One of the most difficult tasks in designing a digital
camera is optimizing the pixel timing for the CCD, CDS
and ADC. We have included the programmable aper-
ture delay function to help simplify this job.
There are three serial interface registers, SBLKdly,
SPIXdly, and ADCdly, used to program the aperture
delays. Each register is divided into 2 or 3 delay
parameters.
The delays are added to the clock signals after the
polarity control. This means the definition of leading
edge and trailing edge of the external clock signals
(SBLK, SPIX & ADCLK) depends on the polarity
control bit for each clock. For the default case,
SBLKpol=0, SPIXpol=0 & ADCpol=0, the leading edge
is the falling edge and the trailing edge is the rising
edge.
The SBLKdly register is divided into two 3-bit delay
parameters, SBdly[2:0] and SBdly[5:3]. Each can add
from 0 to 7 ns of delay in 1 ns steps.
SBdly[2:0] controls the delay added to the leading
edge of SBLK. This positions the rising edge of the
internal signal
φ1.
SBdly[5:3] controls the delay added to the trailing edge
of SBLK. This positions the falling edge of the internal
signal
φ1.
The SPIXdly register is divided into three 3-bit delay
parameters, SPdly[2:0], SPdly[5:3] and SPdly[8:6].
Each can add from 0 to 7 ns of delay in 1 ns steps.
SPdly[2:0] controls the delay added to the leading
edge of SPIX. This positions the rising edge of the
internal signal
φ2.
SPdly[5:3] controls the delay added to the trailing edge
of SPIX. This positions the falling edge of the internal
signal
φ2.
SPdly[8:6] is only used when SPIXopt=1. It controls
the delay from the trailing edge of SBLK to the rising
edge of the internal signal
φ2. This delay is in addition
to SBdly[5:3], the SBLK trailing edge delay.
The ADCdly register is divided into two 4-bit delay
parameters, ADCdly[3:0] and ADCdly[7:5]. Each can
add from 0 to 7.5 ns of delay in 0.5 ns steps.
ADCdly[3:0] controls the delay added to the leading
edge of ADCLK. This positions the falling edge of the
internal signal
φ4.
ADCdly[7:4] controls the delay added to the trailing
edge of ADCLK. This positions the rising edge of the
internal signal
φ4.
相關PDF資料 |
PDF描述 |
|---|---|
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRD98L63AIVTR-F | 制造商:Exar Corporation 功能描述:AFE General Purpose 1ADC 12-Bit 3V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XRD98L63AIVTR-F |
| XRD98L63EVAL | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 Eval Board for XRD98L63AIV RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRD98L63ZEVAL | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRDAN27 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects |
| XRDAN28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data |
發(fā)布緊急采購，3分鐘左右您將得到回復。